

# H3104A

512 x 8  
CMOS EEPROM

**HUGHES**  
A HUGHES COMPANY

**MICROELECTRONICS CENTER**

## DESCRIPTION

Hughes H3104A is a CMOS Electrically Erasable Programmable ROM (EEPROM) organized 512 x 8. It is an improved version of the H3104, featuring both lower power dissipation and latched data and addresses during programming. Also, Chip Select (CS) now provides for significantly reduced power to unselected devices in the Program Mode.

Data modification is accomplished by first raising the power voltage,  $V_{DD}$  to  $+V_{pp}$  and selecting the device with CS high (+5V). Then, erasing or writing is controlled with T<sup>L</sup> level signals to appropriate control inputs  $\overline{OE}$  (Erase) and  $\overline{CE}$  (Write).

All read operations are performed with  $V_{DD}$  at 5 volts. With CS at a high level, the falling edge of the Chip Enable signal ( $\overline{CE}$ ) latches a valid address input and initiates the accessing of data. The information is enabled on the bus when Output Enable ( $\overline{OE}$ ) is a low level.


The Chip Select (CS) input for this device is functional in all modes, allowing for chip selection in the Read, Erase, or Write modes independent of  $\overline{OE}$  and  $\overline{CE}$  inputs.

The H3104A is available in a 24 lead dual-in-line ceramic package (D suffix), plastic package (P suffix), or leadless chip carrier (L suffix). Commercial (HC3104A), Industrial (HI3104A), and Military (HB3104A) versions are available.


## FEATURES

- 512 x 8 CMOS E<sup>2</sup>PROM
- T<sup>L</sup> Level Chip Erase/Byte Write Controls
- 1 ms Erase/Write times
- 10,000 Erase/Write cycles<sup>3</sup>
- 10 year Data Retention<sup>4</sup>
- Latched Data & Addresses in Program Mode
- 3-line Control Architecture
- 10  $\mu$ W Typical Quiescent Power Dissipation
- JEDEC Approved 24 pin DIP

## PIN CONFIGURATION



## BLOCK DIAGRAM



\*No connection to this pin allowed (Internal pull-up to  $V_{DD}$ ).

## ABSOLUTE MAXIMUM RATINGS

DC Supply Voltage Range . . . . . - 0.3 to + 18 Volts

(All voltage referenced to GND terminal)

Input Voltage Range . . . . .  $V_{SS} - 0.3V$  to  $V_{DD} + 0.3V$

Storage Temperature Range . . . . - 65 °C to + 150 °C

**NOTE:** Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Erase/Write functions above 17 V  $V_{DD}$  will adversely affect endurance<sup>3</sup>.

## RECOMMENDED OPERATING CONDITIONS

		Read Mode	Write or Erase Mode
$V_{DD}$ Supply Voltage		5 ± 1 Volts	16 ± 1 Volts
Temperature Range	Plastic Package	- 40 °C to + 85 °C	- 40 °C to + 85 °C
	Ceramic Package	- 55 °C to + 125 °C	- 55 °C to + 125 °C

## DC OPERATING CHARACTERISTICS

Read:  $V_{DD} = 6$  Unless Otherwise Specified

Symbol	Parameter	+ 25 °C			- 40 °C to + 85 °C		- 55 °C to + 125 °C		Units	Test A Conditions
		Min.	Typ.	Max.	Min.	Max.	Min.	Max.		
$I_{DDS}$	$V_{DD}$ Standby Current	—	2	100	—	100	—	200	µA	$CE = OE = 6 V$ , $CS = 0$
$I_{DDA}$	$V_{DD}$ Active Current <sup>1</sup>	—	2	100	—	100	—	200	µA	$CE = OE = 0$ , $CS = 6 V$
$V_{OL}$	Output Low Voltage	—	0.25	0.45	—	0.45	—	0.45	V	$V_{DD} = 4.75 V$ , $I_O = 2.1mA$
$V_{OH}$	Output High Voltage	2.4	4.5	—	2.4	—	2.4	—	V	$V_{DD} = 4.75V$ , $I_O = - 400µA$
$V_{IL}$	Input Low Voltage	—	—	0.8	—	0.76	—	0.76	V	$V_{DD} = 4.75 V$
$V_{IH}$	Input High Voltage	3.08	—	—	3.18	—	3.18	—	V	$V_{DD} = 5.25 V$
$I_{LI}$	Input Leakage Current	—	±1	±5	—	±10	—	±10	µA	$V_{IN} = 0$ or $V_{DD}$
$I_{LO}$	Output Leakage Current	—	±1	±5	—	±10	—	±10	µA	$V_O = 0$ or $V_{DD}$

Erase or Write:  $V_{DD} = 17 V$  Unless Otherwise Specified

Symbol	Parameter	+ 25 °C			- 40 °C to + 85 °C		- 55 °C to + 125 °C		Units	Test Conditions
		Min.	Typ.	Max.	Min.	Max.	Min.	Max.		
$I_{DPP}$	$V_{DD}$ Program Current	—	1	3	—	5	—	5	mA	$CS = 0 V$
$I_{DPP}$	$V_{DD}$ Program Current	—	2.5	5	—	7	—	7	mA	$CS = 5 V$
$V_{IL}$	Input Low Voltage	—	—	0.8	—	0.76	—	0.76	V	—
$V_{IH}$	Input High Voltage	3.08	—	—	3.18	—	3.18	—	V	—
$I_{LI}$	Input Leakage Current <sup>1</sup>	—	±1	±5	—	±10	—	±10	µA	$V_{IN} = 0$ or $V_{DD}$
$I_{LO}$	Output Leakage Current	—	±1	±5	—	±10	—	±10	µA	$V_O = 0$ or $V_{DD}$

### Notes:

1. This parameter is only sampled and is not 100% tested.
2. Erase and Write time is a function of +  $V_{pp}$ . See characteristic curve.
3. Endurance is the maximum number of erase/write cycles per byte.
4. Retention is the amount of time the data is retained in memory without power being supplied.

### AC OPERATING CHARACTERISTICS

H3104A

Read:  $V_{DD} = 5V \pm 5\%$  Unless Otherwise Specified

Symbol	Parameter	+25°C			-40°C to +85°C		-55°C to +125°C		Units	Test Conditions
		Min.	Typ.	Max.	Min.	Max.	Min.	Max.		
t <sub>ASU</sub>	Address Set Up Time	350	—	—	500	—	500	—	ns	CS = V <sub>H</sub>
t <sub>AH</sub>	Address Hold Time	150	50	—	200	—	200	—	ns	CS = V <sub>H</sub>
t <sub>ACE</sub>	Access Time from $\overline{CE}$	—	500	700	—	925	—	925	ns	CS = V <sub>H</sub> , $\overline{OE} = V_L$
t <sub>OE</sub>	Output Enable Time	—	200	325	—	475	—	475	ns	CS = V <sub>H</sub> , $\overline{OE} = V_L$
t <sub>ACS</sub>	Access Time from CS	—	—	500	—	700	—	700	ns	$\overline{CE} = V_L$ , $\overline{OE} = V_L$
t <sub>DOE</sub>	Time Disable to $\overline{OE}$	—	—	525	—	650	—	650	ns	$\overline{CE} = V_L$ , CS = V <sub>H</sub>
t <sub>DCE</sub>	Time Disable to $\overline{CE}$	—	—	525	—	650	—	650	ns	$\overline{OE} = V_L$ , CS = V <sub>H</sub>
t <sub>DCS</sub>	Time Disable to CS	—	—	600	—	750	—	750	ns	$\overline{OE} = V_L$ , $\overline{CE} = V_L$
t <sub>CEH</sub>	$\overline{CE}$ High Time	1.1	0.5	—	1.4	—	1.4	—	μs	—
I <sub>DYN</sub>	V <sub>DD</sub> Dynamic Current	—	0.5	1.0	—	1.2	—	1.2	mA	f = 100 KHz

#### Read Test Conditions

Output Load: C<sub>L</sub> = 50pF

Input Levels: V<sub>H</sub> = 3.18 Volts, V<sub>L</sub> = 0.45 Volts

Timing Measurement Reference Levels: Input = Output = 50%

Erase and Write. V<sub>DD</sub> = 16V Unless Otherwise Specified


Symbol	Parameter	+25°C			-40°C to +85°C		-55°C to +125°C		Units	Test Conditions
		Min.	Typ.	Max.	Min.	Max.	Min.	Max.		
t <sub>VPS</sub>	Program Set Up Time <sup>1</sup>	5	—	—	5	—	5	—	μs	—
t <sub>EP</sub>	Erase Pulse Width <sup>2</sup>	1	—	10	1	10	1	10	ms	CS = V <sub>H</sub> , $\overline{CE} = V_H$
t <sub>WP</sub>	Write Pulse Width <sup>2</sup>	1	—	10	1	10	1	10	ms	CS = V <sub>H</sub> , $\overline{OE} = V_H$
t <sub>DS</sub>	Data Set Up Time <sup>1</sup>	200	—	—	260	—	260	—	ns	CS = V <sub>H</sub> , $\overline{OE} = V_H$
t <sub>DH</sub>	Data Hold Time <sup>1</sup>	750	—	—	900	—	1000	—	ns	CS = V <sub>H</sub> , $\overline{OE} = V_H$
t <sub>ASP</sub>	Address Set Up Time <sup>1</sup>	350	—	—	450	—	500	—	ns	CS = V <sub>H</sub>
t <sub>AHP</sub>	Address Hold Time <sup>1</sup>	200	—	—	260	—	260	—	ns	CS = V <sub>H</sub>
t <sub>CSP</sub>	CS Set Up Time Program	500	—	—	625	—	700	—	ns	—

#### Programming Test Conditions

Input Levels: V<sub>H</sub> = 3.18 Volts, V<sub>L</sub> = 0.45 Volts


Timing Measurement Reference Levels: Input = Output = 50%

### PROGRAM TIME VS. SUPPLY VOLTAGE




**TIMING DIAGRAM**

**READ**



www.DataSheet4U.com

**CHIP ERASE / BYTE WRITE**



## OPERATING MODES

The H3104A has three modes of operation: Read, Chip Erase and Byte Write, all enabled when the chip is selected (CS = high). In the Read Mode the H3104A functions as a normal CMOS ROM. When the power input (V<sub>DD</sub>) is raised to +V<sub>pp</sub> the Erase or Write Mode is enabled. In the Erase Mode, all bytes are reset to a logic low (GND). In the Write Mode, bits of the addressed byte may be programmed to a logic high. An Erase Operation is required before re-writing over previously Programmed data. Detailed procedures for each mode follow:

**READ MODE:** The circuit reads addresses on the falling edge of  $\overline{CE}$  and latches the accessed data until  $\overline{CE}$  goes high again. The latched data will appear at the outputs whenever  $\overline{CE}$  is low, CS is high, and  $\overline{OE}$  is low.

**ERASE MODE:** A Chip Erase (all 0's in memory) is accomplished by setting  $\overline{CE}$  and  $\overline{OE}$  high, raising the positive supply to +V<sub>pp</sub> and then pulsing  $\overline{OE}$  low. When the circuit internally senses the +V<sub>pp</sub> voltage, it floats the outputs preventing +V<sub>pp</sub> level signals from appearing on the data I/O bus.

**WRITE MODE:** A Write consists of programming 1's into bits that contain a 0. A byte is written by setting  $\overline{CE}$  and  $\overline{OE}$  high, raising the positive supply to +V<sub>pp</sub>, and pulsing  $\overline{CE}$  low. The address and data lines must be valid when  $\overline{CE}$  falls. Data and addresses are latched while  $\overline{CE}$  is low. A Write operation can follow an Erase while holding +V<sub>DD</sub> at +V<sub>pp</sub>, and several or all the bytes can be programmed with +V<sub>DD</sub> held at +V<sub>pp</sub>.

## SUMMARY OF OPERATING MODES

Logic 1 = High, Logic 0 = Low, X = Do not care

STATE	$\overline{CE}$	CS	$\overline{OE}$	V <sub>DD</sub>	I/O BUS
Standby (unselected)*	X	0	X	+5 or +V <sub>pp</sub>	Floating
Standby (selected)*	1	1	1	+5 or +V <sub>pp</sub>	Floating
Standby (selected)	1	1	0	+5	Floating
Read	0	1	1	+5	Floating
Read	0	1	0	+5	Data Output
Erase	1	1	0	+V <sub>pp</sub>	Floating
Write	0	1	1	+V <sub>pp</sub>	Data Input
Prohibited State	0	1	0	+V <sub>pp</sub>	Data Input

\* Recommended modes for V<sub>DD</sub> transition to and from +V<sub>pp</sub>. V<sub>DD</sub> should not fall below input levels during transition.

## PIN DESCRIPTIONS

**A0 - A8:** Address inputs which select one of 512 bytes of memory for either Read or Write. The addresses need to be valid during the falling edge of  $\overline{CE}$ .

**I/O<sub>0</sub> - I/O<sub>7</sub>:** Bidirectional three-state data lines that are Data outputs during a Read operation and Data inputs during a Write operation.

**GND:** Negative supply terminal and V = 0 reference.

**V<sub>DD</sub>:** Positive supply terminal. It is raised to +V<sub>pp</sub> for Erase and Write operations.

**CS:** Chip Select. A Logic Low disables all control inputs in all modes.

**$\overline{OE}$ :** Output Enable. A Logic High disables the Data Output Drivers in normal operation. If V<sub>DD</sub> = +V<sub>pp</sub>, a Logic Low causes a chip erase. This input is active only when CS is high.

**$\overline{CE}$ :** Chip Enable. A Logic Low at this input latches the input address during a Read operation and latches both addresses and data inputs during a Write operation. For the Read operation, accessed data is latched and valid as long as  $\overline{CE}$  is held at a Logic Low. If V<sub>DD</sub> = +V<sub>pp</sub>, a Logic Low causes a byte Write operation. This input is active only when CS is high.