

119- and 209-Pin BGA Commercial Temp Industrial Temp

2M x 18, 1M x 36, 512K x 72 36Mb S/DCD Sync Burst SRAMs

250 MHz-133MHz 2.5 V or 3.3 V V_{DD} 2.5 V or 3.3 V I/O

Features

- FT pin for user-configurable flow through or pipeline operation
- Single/Dual Cycle Deselect selectable (x36 and x72)
- Dual Cycle Deselect only (x18)
- IEEE 1149.1 JTAG-compatible Boundary Scan
- ZQ mode pin for user-selectable high/low output drive
- 2.5 V or 3.3 V +10%/-5% core power supply
- <u>2.5 V</u> or 3.3 V I/O supply
- LBO pin for Linear or Interleaved Burst mode
- Internal input resistors on mode pins allow floating mode pins
- Default to SCD x36/x72 Interleaved Pipeline mode
- Byte Write (\overline{BW}) and/or Global Write (\overline{GW}) operation
- Internal self-timed write cycle
- Automatic power-down for portable applications
- JEDEC-standard 119- and 209-bump BGA package

		-250	-225	-200	-166	-150	-133	Unit
Pipeline	t _{KQ}	2.3	2.5	3.0	3.5	3.8	4.0	ns
3-1-1-1	tCycle	4.0	4.4	5.0	6.0	6.6	7.5	ns
	Curr (x18)	365	335	305	265	245	215	mΑ
3.3 V	Curr (x36)	560	510	460	400	370	330	mΑ
	Curr (x72)	660	600	540	460	430	380	mΑ
	Curr (x18)	360	330	305	260	240	215	mΑ
2.5 V	Curr (x36)	550	500	460	390	360	330	mΑ
	Curr (x72)	640	590	530	450	420	370	mΑ
Flow	t _{KO}	6.0	6.5	7.5	8.5	10	11	ns
Flow Through 2-1-1-1	t _{KQ} tCycle	6.0 7.0	6.5 7.5	7.5 8.5	8.5 10	10 10	11 15	ns ns
Through								_
Through	tCycle	7.0	7.5	8.5	10	10	15	ns
Through 2-1-1-1	tCycle Curr (x18)	7.0 235 300 350	7.5	8.5	10	10	150 200 220	ns mA
Through 2-1-1-1	tCycle Curr (x18) Curr (x36)	7.0 235 300	7.5 230 300	8.5 210 270	10 200 270	10 195 270	15 150 200	mA mA
Through 2-1-1-1	tCycle Curr (x18) Curr (x36) Curr (x72)	7.0 235 300 350	7.5 230 300 350	8.5 210 270 300	10 200 270 300	10 195 270 300	150 200 220	mA mA mA

Functional Description

Applications

The GS832418/36/72 is a 37,748,736-bit high performance 2-die synchronous SRAM module with a 2-bit burst address counter. Although of a type originally developed for Level 2 Cache applications supporting high performance CPUs, the device now finds application in synchronous SRAM applications, ranging from DSP main store to networking chip set support.

Controls

Address<u>es</u>, data <u>I/Os</u>, chip enable ($\overline{E1}$), address burst control inputs (\overline{ADSP} , \overline{ADSC} , \overline{ADV}), and write control inputs (\overline{Bx} , \overline{BW} , \overline{GW}) are synchronous and are controlled by a positive-edgetriggered clock input (CK). Output enable (\overline{G}) and power down control (\overline{ZZ}) are asynchronous inputs. Burst cycles can be initiated

with either ADSP or ADSC inputs. In Burst mode, subsequent burst addresses are generated internally and are controlled by ADV. The burst address counter may be configured to count in either linear or interleave order with the Linear Burst Order (LBO) input. The Burst function need not be used. New addresses can be loaded on every cycle with no degradation of chip performance.

Flow Through/Pipeline Reads

The function of the Data Output register can be controlled by the user via the FT mode. Holding the FT mode pin low places the RAM in Flow Through mode, causing output data to bypass the Data Output Register. Holding FT high places the RAM in Pipeline mode, activating the rising-edge-triggered Data Output Register.

SCD and DCD Pipelined Reads

The GS832436(B/C) and the GS832472(C) are SCD (Single Cycle Deselect) and DCD (Dual Cycle Deselect) pipelined synchronous SRAMs. The GS832418(B/C) is a DCD-only SRAM. DCD SRAMs pipeline disable commands to the same degree as read commands. SCD SRAMs pipeline deselect commands one stage less than read commands. SCD RAMs begin turning off their outputs immediately after the deselect command has been captured in the input registers. DCD RAMs hold the deselect command for one full cycle and then begin turning off their outputs just after the second rising edge of clock. The user may configure the x36 or x72 versions of this SRAM for either mode of operation using the SCD mode input.

Byte Write and Global Write

Byte write operation is performed by using Byte Write enable (BW) input combined with one or more individual byte write signals (Bx). In addition, Global Write (\overline{GW}) is available for writing all bytes at one time, regardless of the Byte Write control inputs.

FLXDrive[™]

The ZQ pin allows selection between high drive strength (ZQ low) for multi-drop bus applications and normal drive strength (ZQ floating or high) point-to-point applications. See the Output Driver Characteristics chart for details.

Sleep Mode

Low power (Sleep mode) is attained through the assertion (High) of the ZZ signal, or by stopping the clock (CK). Memory data is retained during Sleep mode.

Core and Interface Voltages

The GS832418/36/72 operates on a 2.5 V or 3.3 V power supply. All input are 3.3 V and 2.5 V compatible. Separate output power (V_{DDQ}) pins are used to decouple output noise from the internal circuits and are 3.3 V and 2.5 V compatible.



GS832472B Pad Out 209-Bump BGA—Top View

	1	2	3	4	5	6	7	8	9	10	11	
Α	DQG5	DQ _G 1	A15	E2	ADSP	ADSC	ADV	E3	A17	DQ _B 1	DQ _{B5}	Α
В	DQG6	DQ _{G2}	BC	BG	NC	\overline{BW}	A16	BB	BF	DQB2	DQB6	В
С	DQ _{G7}	DQ _G 3	BH	BD	NC	E1	NC	BE	BA	DQ _B 3	DQ _{B7}	С
D	DQG8	DQG4	V_{SS}	NC	NC	G	GW	NC	V_{SS}	DQB4	DQB8	D
Е	DQP _{G9}	DQPc9	V_{DDQ}	V_{DDQ}	V_{DD}	V_{DD}	V_{DD}	V_{DDQ}	V_{DDQ}	DQPF9	DQP _{B9}	Е
F	DQc4	DQc8	V_{SS}	V_{SS}	V_{SS}	ZQ	V_{SS}	V_{SS}	V_{SS}	DQF8	DQF4	F
G	DQc3	DQc7	V_{DDQ}	V_{DDQ}	V_{DD}	MCH	V_{DD}	V_{DDQ}	$V_{\rm DDQ}$	DQF7	DQF3	G
Н	DQc2	DQc6	V_{SS}	V_{SS}	V_{SS}	MCL	V_{SS}	V_{SS}	V_{SS}	DQF6	DQF2	Н
J	DQc1	DQC5	$V_{\rm DDQ}$	V_{DDQ}	V_{DD}	MCL	V_{DD}	$V_{\rm DDQ}$	V_{DDQ}	DQF5	DQF1	J
K	NC	NC	CK	NC	V_{SS}	MCL	V_{SS}	NC	NC	NC	NC	K
L	DQH1	DQH5	V_{DDQ}	V_{DDQ}	V_{DD}	FT	V_{DD}	$V_{\rm DDQ}$	$V_{\rm DDQ}$	DQA5	DQA1	L
М	DQH2	DQH6	V_{SS}	V_{SS}	V_{SS}	MCL	V_{SS}	V_{SS}	V_{SS}	DQA6	DQA2	М
N	DQH3	DQH7	V_{DDQ}	V_{DDQ}	V_{DD}	SCD	V_{DD}	V_{DDQ}	V_{DDQ}	DQA7	DQA3	N
Р	DQH4	DQH8	V_{SS}	V_{SS}	V_{SS}	ZZ	V_{SS}	V_{SS}	V_{SS}	DQA8	DQA4	Р
R	DQP _{D9}	DQP _{H9}	V_{DDQ}	V_{DDQ}	V_{DD}	V_{DD}	V_{DD}	V_{DDQ}	V_{DDQ}	DQPA9	DQPE9	R
T	DQD8	DQ _{D4}	V_{SS}	NC	NC	LBO	NC	NC	V_{SS}	DQE4	DQE8	Т
U	DQ _{D7}	DQ _D 3	NC	A14	A13	A12	A11	A10	A18	DQE3	DQE7	U
V	DQD6	DQ _{D2}	A9	A8	A7	A1	A6	A5	A4	DQE2	DQE6	٧
W	DQ _{D5}	DQ _{D1}	TMS	TDI	A3	A0	A2	TDO	TCK	DQE1	DQE5	W

11 x 19 Bump BGA—14 x 22 mm² Body—1 mm Bump Pitch



GS832436C Pad Out 209-Bump BGA—Top View

	1	2	3	4	5	6	7	8	9	10	11	
Α	NC	NC	A15	E2	ADSP	ADSC	ADV	E3	A17	DQ _{B1}	DQ _{B5}	Α
В	NC	NC	BC	NC	A19	BW	A16	BB	NC	DQB2	DQB6	В
С	NC	NC	NC	BD	NC	E1	NC	NC	BA	DQ _B 3	DQ _{B7}	С
D	NC	NC	V_{SS}	NC	NC	G	GW	NC	V_{SS}	DQB4	DQB8	D
Е	NC	DQPc9	V_{DDQ}	V_{DDQ}	V_{DD}	V_{DD}	V_{DD}	V_{DDQ}	V_{DDQ}	NC	DQP _{B9}	Е
F	DQc4	DQc8	V_{SS}	V_{SS}	V_{SS}	ZQ	V_{SS}	V_{SS}	V_{SS}	NC	NC	F
G	DQc3	DQc7	V_{DDQ}	V_{DDQ}	V_{DD}	MCH	V_{DD}	$V_{\rm DDQ}$	V_{DDQ}	NC	NC	G
Н	DQc2	DQc6	V_{SS}	V_{SS}	V_{SS}	MCL	V_{SS}	V_{SS}	V_{SS}	NC	NC	Н
J	DQc1	DQc5	$V_{\rm DDQ}$	V_{DDQ}	V_{DD}	MCL	V_{DD}	V_{DDQ}	V_{DDQ}	NC	NC	J
K	NC	NC	CK	NC	V_{SS}	MCL	V_{SS}	NC	NC	NC	NC	K
L	NC	NC	V_{DDQ}	V_{DDQ}	V_{DD}	FT	V_{DD}	$V_{\rm DDQ}$	V_{DDQ}	DQA5	DQa1	L
M	NC	NC	V_{SS}	V_{SS}	V_{SS}	MCL	V_{SS}	V_{SS}	V_{SS}	DQA6	DQA2	М
N	NC	NC	V_{DDQ}	V_{DDQ}	V_{DD}	SCD	V_{DD}	V_{DDQ}	V_{DDQ}	DQA7	DQA3	N
Р	NC	NC	V_{SS}	V_{SS}	V_{SS}	ZZ	V_{SS}	V_{SS}	V_{SS}	DQA8	DQA4	Р
R	DQP _{D9}	NC	V_{DDQ}	V_{DDQ}	V_{DD}	V_{DD}	V_{DD}	V_{DDQ}	V_{DDQ}	DQPA9	NC	R
T	DQD8	DQ _{D4}	V_{SS}	NC	NC	LBO	NC	NC	V_{SS}	NC	NC	Т
U	DQ _{D7}	DQ _D 3	NC	A14	A13	A12	A11	A10	A18	NC	NC	U
٧	DQD6	DQ _{D2}	A9	A8	A7	A1	A6	A5	A4	NC	NC	٧
W	DQ _{D5}	DQ _{D1}	TMS	TDI	A3	A0	A2	TDO	TCK	NC	NC	W

11 x 19 Bump BGA—14 x 22 mm² Body—1 mm Bump Pitch



GS832418C Pad Out 209-Bump BGA—Top View

	1	2	3	4	5	6	7	8	9	10	11	
Α	NC	NC	A15	MCH	ADSP	ADSC	ADV	MCL	A17	NC	NC	Α
В	NC	NC	BB	NC	A19	BW	A16	NC	NC	NC	NC	В
С	NC	NC	NC	NC	NC	E1	A20	NC	BA	NC	NC	С
D	NC	NC	V_{SS}	NC	NC	G	GW	NC	V_{SS}	NC	NC	D
Е	NC	DQP _{B9}	V_{DDQ}	V_{DDQ}	V_{DD}	V_{DD}	V_{DD}	V_{DDQ}	V_{DDQ}	NC	NC	Е
F	DQB4	DQB8	V_{SS}	V_{SS}	V_{SS}	ZQ	V_{SS}	V_{SS}	V_{SS}	NC	NC	F
G	DQ _B 3	DQ _{B7}	V_{DDQ}	$V_{\rm DDQ}$	V_{DD}	MCH	V_{DD}	$V_{\rm DDQ}$	$V_{\rm DDQ}$	NC	NC	G
Н	DQB2	DQB6	V_{SS}	V_{SS}	V_{SS}	MCL	V_{SS}	V_{SS}	V_{SS}	NC	NC	Н
J	DQ _B 1	DQ _{B5}	V_{DDQ}	V_{DDQ}	V_{DD}	MCL	V_{DD}	$V_{\rm DDQ}$	$V_{\rm DDQ}$	NC	NC	J
K	NC	NC	CK	NC	V_{SS}	MCL	V_{SS}	NC	NC	NC	NC	K
L	NC	NC	$V_{\rm DDQ}$	$V_{\rm DDQ}$	V_{DD}	FT	V_{DD}	$V_{\rm DDQ}$	V_{DDQ}	DQA5	DQA1	L
M	NC	NC	V_{SS}	V_{SS}	V_{SS}	MCL	V_{SS}	V_{SS}	V_{SS}	DQA6	DQA2	М
N	NC	NC	V_{DDQ}	V_{DDQ}	V_{DD}	MCL	V_{DD}	V_{DDQ}	V_{DDQ}	DQA7	DQA3	N
Р	NC	NC	V_{SS}	V_{SS}	V_{SS}	ZZ	V_{SS}	V_{SS}	V_{SS}	DQA8	DQA4	Р
R	NC	NC	V_{DDQ}	V_{DDQ}	V_{DD}	V_{DD}	V_{DD}	V_{DDQ}	V_{DDQ}	DQPA9	NC	R
T	NC	NC	V_{SS}	NC	NC	LBO	NC	NC	V_{SS}	NC	NC	Т
U	NC	NC	NC	A14	A13	A12	A11	A10	A18	NC	NC	U
٧	NC	NC	A9	A8	A7	A1	A6	A5	A4	NC	NC	٧
W	NC	NC	TMS	TDI	A3	A0	A2	TDO	TCK	NC	NC	W

11 x 19 Bump BGA—14 x 22 mm² Body—1 mm Bump Pitch



GS832418/36/72 209-Bump BGA Pin Description

Pin Location	Symbol	Туре	Description
W6, V6	A0, A1	I	Address field LSBs and Address Counter Preset Inputs.
W7, W5, V9, V8, V7, V5, V4, V3, U8, U7, U6, U5, U4, A3, B7, A9, U9	An	I	Address Inputs
B5	A 19	I	Address Inputs (x36/x18 Versions)
C7	A20	I	Address Inputs (x18 Version)
L11, M11, N11, P11, L10, M10, N10, P10, R10 A10, B10, C10, D10, A11, B11, C11, D11, E11 J1, H1, G1, F1, J2, H2, G2, F2, E2 W2, V2, U2, T2, W1, V1, U1, T1, R1 W10, V10, U10, T10, W11, V11, U11, T11, R11 J11, H11, G11, F11, J10, H10, G10, F10, E10 A2, B2, C2, D2, A1, B1, C1, D1, E1 L1, M1, N1, P1, L2, M2, N2, P2, R2	DQA1—DQA9 DQB1—DQB9 DQC1—DQC9 DQD1—DQD9 DQE1—DQE9 DQF1—DQF9 DQG1—DQG9 DQH1—DQH9	I/O	Data Input and Output pins (x72 Version)
L11, M11, N11, P11, L10, M10, N10, P10, R10 A10, B10, C10, D10, A11, B11, C11, D11, E11 J1, H1, G1, F1, J2, H2, G2, F2, E2 W2, V2, U2, T2, W1, V1, U1, T1, R1	DQA1—DQA9 DQB1—DQB9 DQC1—DQC9 DQD1—DQD9	I/O	Data Input and Output pins (x36 Version)
L11, M11, N11, P11, L10, M10, N10, P10, R10 J1, H1, G1, F1, J2, H2, G2, F2, E2	DQa1—DQa9 DQB1—DQB9	I/O	Data Input and Output pins (x18 Version)
C9, B8	Ba, Bb	I	Byte Write Enable for DQA, DQB I/Os; active low
B3, C4	Bc,BD	I	Byte Write Enable for DQc, DQb I/Os; active low (x72/x36 Versions)
C8, B9, B4, C3	BE, BF, BG,BH	I	Byte Write Enable for DQE, DQF, DQG, DQH I/Os; active low (x72 Version)
B5	NC	_	No Connect (x72 Version)
C7	NC	_	No Connect (x72/x36 Versions)
W10, V10, U10, T10, W11, V11, U11, T11, R11 J11, H11, G11, F11, J10, H10, G10, F10, E10 A2, B2, C2, D2, A1, B1, C1, D1, E1 L1, M1, N1, P1, L2, M2, N2, P2, R2, C8, B9, B4, C3	NC	_	No Connect (x36/x18 Versions)
B3, C4	NC	_	No Connect (x18 Version)
C5, D4, D5, D8, K1, K2, K4, K8, K9, K10, K11, T4, T5, T7, T8, U3	NC	_	No Connect
К3	CK	I	Clock Input Signal; active high
D7	GW	I	Global Write Enable—Writes all bytes; active low
C6	E ₁	l	Chip Enable; active low
A8	E ₃	I	Chip Enable; active low (x72/x36 Versions)
A4	E ₂	ı	Chip Enable; active high (x72/x36 Versions)

Rev: 1.00 10/2001 5/46 © 2001, Giga Semiconductor, Inc.





GS832418/36/72 209-Bump BGA Pin Description

Pin Location	Symbol	Туре	Description
D6	G	I	Output Enable; active low
A7	ADV		Burst address counter advance enable; active low
A5, A6	ADSP, ADSC		Address Strobe (Processor, Cache Controller); active low
P6	ZZ		Sleep Mode control; active high
L6	FT		Flow Through or Pipeline mode; active low
T6	LBO		Linear Burst Order mode; active low
N6	SCD	I	Single Cycle Deselect/Dual Cycle Deselect Mode Control (x72/x36 Versions)
G6	MCH	I	Must Connect High
A4	MCH	I	Must Connect High (x18 version)
H6, J6, K6, M6	MCL		Must Connect Low
A8, N6	MCL		Must Connect Low (x18 version)
B6	BW		Byte Enable; active low
F6	ZQ	I	FLXDrive Output Impedance Control (Low = Low Impedance [High Drive], High = High Impedance [Low Drive])
W3	TMS		Scan Test Mode Select
W4	TDI		Scan Test Data In
W8	TDO	0	Scan Test Data Out
W9	TCK		Scan Test Clock
E5, E6, E7, G5, G7, J5, J7, L5, L7, N5, N7, R5, R6, R7	V _{DD}	I	Core power supply
D3, D9, F3, F4, F5, F7, F8, F9, H3, H4, H5, H7, H8, H9, K5, K7, M3, M4, M5, M7, M8, M9, P3, P4, P5, P7, P8, P9, T3, T9	V _{SS}	I	I/O and Core Ground
E3, E4, E8, E9, G3, G4, G8, G9, J3, J4, J8, J9, L3, L4, L8, L9, N3, N4, N8, N9, R3, R4, R8, R9	V_{DDQ}	I	Output driver power supply



GS832436B Pad Out 119-Bump BGA—Top View

	1	2	3	4	5	6	7	
Α	$V_{\rm DDQ}$	A6	A7	ADSP	A8	A9	V_{DDQ}	Α
В	NC	A18	A4	ADSC	A15	A17	NC	В
С	NC	A5	A3	V_{DD}	A14	A16	NC	С
D	DQC4	DQPc9	V_{SS}	ZQ	V_{SS}	DQP _{B9}	DQB4	D
Е	DQc3	DQc8	V_{SS}	E1	V_{SS}	DQB8	DQ _B 3	Е
F	V_{DDQ}	DQc7	V_{SS}	\overline{G}	V_{SS}	DQ _{B7}	V_{DDQ}	F
G	DQC2	DQc6	BC	\overline{ADV}	BB	DQB6	DQB2	G
Н	DQc1	DQC5	V_{SS}	GW	V_{SS}	DQ _{B5}	DQ _{B1}	Н
J	V_{DDQ}	V_{DD}	NC	V_{DD}	NC	V_{DD}	V_{DDQ}	J
K	DQ _{D1}	DQ _{D5}	V_{SS}	CK	V_{SS}	DQA5	DQA4	K
L	DQ _{D2}	DQD6	BD	SCD	BA	DQA6	DQA3	L
M	V_{DDQ}	DQ _{D7}	V_{SS}	BW	V_{SS}	DQA7	V_{DDQ}	М
N	DQ _{D3}	DQ _{D8}	V_{SS}	A1	V_{SS}	DQA8	DQA2	N
Р	DQ _{D4}	DQP _{D9}	V_{SS}	A0	V_{SS}	DQP _{A9}	DQA1	Р
R	NC	A2	LBO	V_{DD}	FT	A13	NC	R
T	NC	NC	A10	A11	A12	A19	ZZ	Т
U	$V_{\rm DDQ}$	TMS	TDI	TCK	TDO	NC	V_{DDQ}	U

7 x 17 Bump BGA—14 x 22 mm^2 Body—1.27 mm Bump Pitch



GS832418B Pad Out 119-Bump BGA—Top View

	1	2	3	4	5	6	7	
Α	V_{DDQ}	A6	A7	ADSP	A8	A9	V_{DDQ}	Α
В	NC	A18	A4	ADSC	A15	A17	NC	В
С	NC	A5	A3	V_{DD}	A14	A16	NC	С
D	DQ _B 1	NC	V_{SS}	ZQ	V_{SS}	DQP _{A9}	NC	D
Е	NC	DQ _{B2}	V_{SS}	E1	V_{SS}	NC	DQA8	Е
F	V_{DDQ}	NC	V_{SS}	\overline{G}	V_{SS}	DQA7	V_{DDQ}	F
G	NC	DQ _{B3}	BB	\overline{ADV}	NC	NC	DQA6	G
Н	DQB4	NC	V_{SS}	GW	V_{SS}	DQA5	NC	Н
J	$V_{\rm DDQ}$	V_{DD}	NC	V_{DD}	NC	V_{DD}	V_{DDQ}	J
K	NC	DQ _{B5}	V_{SS}	CK	V_{SS}	NC	DQA4	K
L	DQB6	NC	NC	V _{SS}	BA	DQA3	NC	L
М	V_{DDQ}	DQ _{B7}	V_{SS}	BW	V_{SS}	NC	V_{DDQ}	М
N	DQB8	NC	V_{SS}	A1	V_{SS}	DQA2	NC	N
Р	NC	DQP _{B9}	V_{SS}	Α0	V_{SS}	NC	DQA1	Р
R	NC	A2	LBO	V_{DD}	FT	A13	NC	R
T	NC	A10	A11	A20	A12	A19	ZZ	Т
U	V_{DDQ}	TMS	TDI	TCK	TDO	NC	V_{DDQ}	U

7 x 17 Bump BGA—14 x 22 mm² Body—1.27 mm Bump Pitch



GS832418/36 119-Bump BGA Pin Description

Pin Location	Symbol	Type	Description
P4, N4	A0, A1	I	Address field LSBs and Address Counter Preset Inputs
R2, C3, B3, C2, A2, A3, A5, A6, T3, T5, R6, C5, B5, C6, B6, B2	An	I	Address Inputs
T4, T6	An		Address Input (x36 Version)
T2	NC	_	No Connect (x36 Version)
T2, T6, T4	An	I	Address Input (x18 Version)
K7, L7, N7, P7, K6, L6, M6, N6 H7, G7, E7, D7, H6, G6, F6, E6 H1, G1, E1, D1, H2, G2, F2, E2 K1, L1, N1, P1, K2, L2, M2, N2	DQA1-DQA8 DQB1-DQB8 DQC1-DQC8 DQD1-DQD8	I/O	Data Input and Output pins. (x36 Version)
P6, D6, D2, P2	DQA9, DQB9, DQC9, DQD9	I/O	Data Input and Output pins. (x36 Version)
L5, G5, G3, L3	Ba, Bb, Bc, Bd	I	Byte Write Enable for DQA, DQB, DQc, DQD I/Os; active low (x36 Version)
P7, N6, L6, K7, H6, G7, F6, E7, D6 D1, E2, G2, H1, K2, L1, M2, N1, P2	DQa1–DQa9 DQb1–DQb9	I/O	Data Input and Output pins (x18 Version)
L5, G3	B _A , B _B	I	Byte Write Enable for DQA, DQB I/Os; active low (x18 Version)
B1, C1, R1, T1, U6, B7, C7, J3, J5, R7	NC	_	No Connect
P6, N7, M6, L7, K6, H7, G6, E6, D7, D2, E1, F2, G1, H2, K1, L2, N2, P1, G5, L3	NC	_	No Connect (x18 Version)
K4	CK	I	Clock Input Signal; active high
M4	BW	I	Byte Write—Writes all enabled bytes; active low
H4	GW	I	Global Write Enable—Writes all bytes; active low
E4	E ₁	I	Chip Enable; active low
F4	G	I	Output Enable; active low
G4	ADV	1	Burst address counter advance enable; active low
A4, B4	ADSP, ADSC	1	Address Strobe (Processor, Cache Controller); active low
T7	ZZ	I	Sleep mode control; active high
R5	FT	1	Flow Through or Pipeline mode; active low
R3	LBO	I	Linear Burst Order mode; active low
D4	ZQ	I	FLXDrive Output Impedance Control (Low = Low Impedance [High Drive], High = High Impedance [Low Drive])
L4	SCD	-	Single Cycle Deselect/Dual Cyle Deselect Mode Control (x36 version)
U2	TMS	I	Scan Test Mode Select






GS832418/36 119-Bump BGA Pin Description

Pin Location	Symbol	Туре	Description
U3	TDI	I	Scan Test Data In
U5	TDO	0	Scan Test Data Out
U4	TCK	I	Scan Test Clock
J2, C4, J4, R4, J6	V_{DD}	I	Core power supply
D3, E3, F3, H3, K3, M3, N3, P3, D5, E5, F5, H5, K5, M5, N5, P5	V _{SS}	I	I/O and Core Ground
L4	V _{SS}	I	I/O and Core Ground
A1, F1, J1, M1, U1, A7, F7, J7, M7, U7	V_{DDQ}	I	Output driver power supply





GS832418/36/72 Block Diagram




Note: Only x36 version shown for simplicity.









Rev: 1.00 10/2001 12/46 © 2001, Giga Semiconductor, Inc.



Mode Pin Functions

Mode Name	Pin Name	State	Function
Burst Order Control	LBO	L	Linear Burst
Durst Order Control	LDO	Н	Interleaved Burst
Output Register Control	FT	L	Flow Through
Output Negister Control	ГІ	H or NC	Pipeline
Dower Down Control	77	L or NC	Active
Power Down Control	22	Н	Standby, I _{DD} = I _{SB}
Single/Dual Cycle Deselect Control	SCD	L	Dual Cycle Deselect
Single/Dual Cycle Deselect Control	300	H or NC	Single Cycle Deselect
FLXDrive Output Impedance Control	ZQ	L	High Drive (Low Impedance)
T EXPLINE Output impedance Control	۷	H or NC	Low Drive (High Impedance)

Note:

There are pull-up devices on the ZQ, SCD and FT pins and a pull-down device on the ZZ pin, so those input pins can be unconnected and the chip will operate in the default states as specified in the above tables.

Enable / Disable Parity I/O Pins

This SRAM allows the user to configure the device to operate in Parity I/O active (x18, x36, or x72) or in Parity I/O inactive ($\underline{x16}$, x32, or x64) mode. Holding the \overline{PE} bump low or letting it float will activate the 9th I/O on each byte of the RAM. Grounding \overline{PE} deactivates the 9th I/O of each byte, although the bit in each byte of the memory array remains active to store and recall parity bits generated and read into the ByteSafe parity circuits.

Burst Counter Sequences Linear Burst Sequence

	A[1:0]	A[1:0]	A[1:0]	A[1:0]
1st address	00	01	10	11
2nd address	01	10	11	00
3rd address	10	11	00	01
4th address	11	00	01	10

Note: The burst counter wraps to initial state on the 5th clock.

Interleaved Burst Sequence

	A[1:0]	A[1:0]	A[1:0]	A[1:0]
1st address	00	01	10	11
2nd address	01	00	11	10
3rd address	10	11	00	01
4th address	11	10	01	00

Note: The burst counter wraps to initial state on the 5th clock.

BPR 1999.05.18





Byte Write Truth Table

Function	GW	BW	BA	Вв	Bc	BD	Notes
Read	Н	Н	Х	Х	Х	Х	1
Read	Н	L	Н	Н	Н	Н	1
Write byte a	Н	L	L	Н	Н	Н	2, 3
Write byte b	Н	L	Н	L	Н	Н	2, 3
Write byte c	Н	L	Н	Н	L	Н	2, 3, 4
Write byte d	Н	L	Н	Н	Н	L	2, 3, 4
Write all bytes	Н	L	L	L	L	L	2, 3, 4
Write all bytes	L	Х	Х	Х	Х	Х	

- 1. All byte outputs are active in read cycles regardless of the state of Byte Write Enable inputs.
- 2. Byte Write Enable inputs BA, BB, BC, and/or BD may be used in any combination with BW to write single or multiple bytes.
- 3. All byte I/Os remain High-Z during all write operations regardless of the state of Byte Write Enable inputs.
- 4. Bytes "C" and "D" are only available on the x36 version.



Synchronous Truth Table (x72 and x36 209-Bump BGA)

Operation	Address Used	State Diagram Key ⁵	E ₁	E ²	ADSP	ADSC	ADV	W^3	DQ ⁴
Deselect Cycle, Power Down	None	Х	Н	Х	Х	L	Х	Х	High-Z
Deselect Cycle, Power Down	None	Х	L	F	L	Х	Х	Χ	High-Z
Deselect Cycle, Power Down	None	Χ	L	F	Н	L	Х	Х	High-Z
Read Cycle, Begin Burst	External	R	L	Т	L	Х	Χ	Χ	Q
Read Cycle, Begin Burst	External	R	L	T	Н	L	Х	F	Q
Write Cycle, Begin Burst	External	W	L	T	Н	L	X	T	D
Read Cycle, Continue Burst	Next	CR	Χ	Χ	Н	Н	L	F	Q
Read Cycle, Continue Burst	Next	CR	Н	Х	Х	Н	L	F	Q
Write Cycle, Continue Burst	Next	CW	Χ	Χ	Н	Н	L	Τ	D
Write Cycle, Continue Burst	Next	CW	Н	Χ	X	Н	L	T	D
Read Cycle, Suspend Burst	Current		Х	Х	Н	Н	Н	F	Q
Read Cycle, Suspend Burst	Current		Н	Х	Х	Н	Н	F	Q
Write Cycle, Suspend Burst	Current		Х	Х	Н	Н	Н	T	D
Write Cycle, Suspend Burst	Current		Н	Х	Х	Н	Н	T	D

- 1. X = Don't Care, H = High, L = Low.
- 2. E = T (True) if $E_2 = 1$ and $E_3 = 0$; E = F (False) if $E_2 = 0$ or $E_3 = 1$.
- 3. W = T (True) and F (False) is defined in the Byte Write Truth Table preceding.
- 4. \overline{G} is an asynchronous input. \overline{G} can be driven high at any time to disable active output drivers. \overline{G} low can only enable active drivers (shown as "Q" in the Truth Table above).
- 5. All input combinations shown above are tested and supported. Input combinations shown in gray boxes need not be used to accomplish basic synchronous or synchronous burst operations and may be avoided for simplicity.
- 6. Tying ADSP high and ADSC low allows simple non-burst synchronous operations. See **BOLD** items above.
- 7. Tying ADSP high and ADV low while using ADSC to load new addresses allows simple burst operations. See *ITALIC* items above.




Synchronous Truth Table (x18 209-Bump BGA and x36/x18 119-Bump BGA)

Operation	Address Used	State Diagram Key ⁵	E ₁	ADSP	ADSC	ADV	W ³	DQ ⁴
Deselect Cycle, Power Down	None	Х	Н	Х	L	Х	Х	High-Z
Read Cycle, Begin Burst	External	R	L	L	Χ	Χ	Χ	Q
Read Cycle, Begin Burst	External	R	L	Н	L	Х	F	Q
Write Cycle, Begin Burst	External	W	L	Н	L	Х	T	D
Read Cycle, Continue Burst	Next	CR	Χ	Н	Н	L	F	Q
Read Cycle, Continue Burst	Next	CR	Н	Х	Н	L	F	Q
Write Cycle, Continue Burst	Next	CW	Χ	Н	Н	L	T	D
Write Cycle, Continue Burst	Next	CW	Н	Х	Н	L	T	D
Read Cycle, Suspend Burst	Current		Х	Н	Н	Н	F	Q
Read Cycle, Suspend Burst	Current		Н	Х	Н	Н	F	Q
Write Cycle, Suspend Burst	Current	·	Х	Н	Н	Н	Т	D
Write Cycle, Suspend Burst	Current		Н	Х	Н	Н	T	D

- 1. X = Don't Care, H = High, L = Low
- 2. W = T (True) and F (False) is defined in the Byte Write Truth Table preceding
- 3. \overline{G} is an asynchronous input. \overline{G} can be driven high at any time to disable active output drivers. \overline{G} low can only enable active drivers (shown as "Q" in the Truth Table above).
- 4. All input combinations shown above are tested and supported. Input combinations shown in gray boxes need not be used to accomplish basic synchronous or synchronous burst operations and may be avoided for simplicity.
- 5. Tying ADSP high and ADSC low allows simple non-burst synchronous operations. See BOLD items above.
- 6. Tying ADSP high and ADV low while using ADSC to load new addresses allows simple burst operations. See ITALIC items above.




Simplified State Diagram



- 1. The diagram shows only supported (tested) synchronous state transitions. The diagram presumes G is tied low.
- 2. The <u>upper portion</u> of the diagram assumes active use of only the Enable (E1) and Write (BA, BB, BC, BD, BW, and GW) control inputs, and that ADSP is tied high and ADSC is tied low.
- 3. The upper and lower portions of the diagram together assume active use of only the Enable, Write, and ADSC control inputs and assumes ADSP is tied high and ADV is tied low.



Simplified State Diagram with \overline{G}



- 1. The diagram shows supported (tested) synchronous state transitions plus supported transitions that depend upon the use of \overline{G} .
- 2. Use of "Dummy Reads" (Read Cycles with G High) may be used to make the transition from read cycles to write cycles without passing through a Deselect cycle. Dummy Read cycles increment the address counter just like normal read cycles.
- 3. Transitions shown in grey tone assume \overline{G} has been pulsed high long enough to turn the RAM's drivers off and for incoming data to meet Data Input Set Up Time.



Absolute Maximum Ratings

(All voltages reference to V_{SS})

Symbol	Description	Value	Unit
V_{DD}	Voltage on V _{DD} Pins	-0.5 to 4.6	V
V_{DDQ}	Voltage in V _{DDQ} Pins	-0.5 to 4.6	V
V _{CK}	Voltage on Clock Input Pin	-0.5 to 6	V
V _{I/O}	Voltage on I/O Pins	$-0.5 \text{ to V}_{DDQ} + 0.5 \ (\le 4.6 \text{ V max.})$	V
V _{IN}	Voltage on Other Input Pins	$-0.5 \text{ to V}_{DD} + 0.5 \ (\leq 4.6 \text{ V max.})$	V
I _{IN}	Input Current on Any Pin	+/20	mA
I _{OUT}	Output Current on Any I/O Pin	+/-20	mA
P _D	Package Power Dissipation	1.5	W
T _{STG}	Storage Temperature	-55 to 125	°C
T _{BIAS}	Temperature Under Bias	-55 to 125	°C

Note:

Permanent damage to the device may occur if the Absolute Maximum Ratings are exceeded. Operation should be restricted to Recommended Operating Conditions. Exposure to conditions exceeding the Absolute Maximum Ratings, for an extended period of time, may affect reliability of this component.



Power Supply Voltage Ranges

Parameter	Symbol	Min.	Тур.	Max.	Unit	Notes
3.3 V Supply Voltage	V _{DD3}	3.0	3.3	3.6	V	
2.5 V Supply Voltage	V _{DD2}	2.3	2.5	2.7	V	
3.3 V V _{DDQ} I/O Supply Voltage	V _{DDQ3}	3.0	3.3	3.6	V	
2.5 V V _{DDQ} I/O Supply Voltage	V _{DDQ2}	2.4	2.5	2.7	V	

Notes:

- The part numbers of Industrial Temperature Range versions end the character "I". Unless otherwise noted, all performance specifications quoted are evaluated for worst case in the temperature range marked on the device.
- 2. Input Under/overshoot voltage must be -2 V > Vi < V_{DDn}+2 V not to exceed 4.6 V maximum, with a pulse width not to exceed 20% tKC.

V_{DDQ3} Range Logic Levels

Parameter	Symbol	Min.	Тур.	Max.	Unit	Notes
V _{DD} Input High Voltage	V _{IH}	1.7	_	V _{DD} + 0.3	V	1
V _{DD} Input Low Voltage	V _{IL}	-0.3	_	0.8	V	1
V _{DDQ} I/O Input High Voltage	V_{IHQ}	1.7	_	V _{DDQ} + 0.3	V	1,3
V _{DDQ} I/O Input Low Voltage	V_{ILQ}	-0.3	_	0.8	V	1,3

Notes:

- 1. The part numbers of Industrial Temperature Range versions end the character "I". Unless otherwise noted, all performance specifications quoted are evaluated for worst case in the temperature range marked on the device.
- 2. Input Under/overshoot voltage must be -2 V > Vi < V_{DDn}+2 V not to exceed 4.6 V maximum, with a pulse width not to exceed 20% tKC.
- 3. V_{IHQ} (max) is voltage on V_{DDQ} pins plus 0.3 V.

V_{DDQ2} Range Logic Levels

Parameter	Symbol	Min.	Тур.	Max.	Unit	Notes
V _{DD} Input High Voltage	V _{IH}	0.6*V _{DD}	_	V _{DD} + 0.3	V	1
V _{DD} Input Low Voltage	V _{IL}	-0.3	_	0.3*V _{DD}	V	1
V _{DDQ} I/O Input High Voltage	V_{IHQ}	0.6*V _{DD}	_	V _{DDQ} + 0.3	V	1,3
V _{DDQ} I/O Input Low Voltage	V_{ILQ}	-0.3	_	0.3*V _{DD}	V	1,3

Notes:

- 1. The part numbers of Industrial Temperature Range versions end the character "I". Unless otherwise noted, all performance specifications quoted are evaluated for worst case in the temperature range marked on the device.
- 2. Input Under/overshoot voltage must be $-2 \text{ V} > \text{Vi} < \text{V}_{DDn} + 2 \text{ V}$ not to exceed 4.6 V maximum, with a pulse width not to exceed 20% tKC.
- 3. V_{IHQ} (max) is voltage on V_{DDQ} pins plus 0.3 V.




Recommended Operating Temperatures

Parameter	Symbol	Min.	Тур.	Max.	Unit	Notes
Ambient Temperature (Commercial Range Versions)	T _A	0	25	70	°C	2
Ambient Temperature (Industrial Range Versions)	T _A	-40	25	85	°C	2


Note:

- 1. The part numbers of Industrial Temperature Range versions end the character "I". Unless otherwise noted, all performance specifications quoted are evaluated for worst case in the temperature range marked on the device.
- 2. Input Under/overshoot voltage must be -2 V > Vi < V_{DDn}+2 V not to exceed 4.6 V maximum, with a pulse width not to exceed 20% tKC.

Undershoot Measurement and Timing



Overshoot Measurement and Timing



Capacitance

$$(T_A = 25^{\circ}C, f = 1 \text{ MHz}, V_{DD} = 2.5 \text{ V})$$

Parameter	Symbol	Test conditions	Тур.	Max.	Unit
Input Capacitance	C _{IN}	V _{IN} = 0 V	6.5	7.5	pF
Input/Output Capacitance (x36/x72)	C _{I/O}	V _{OUT} = 0 V	6	7	pF
Input/Output Capacitance (x18)	C _{I/O}	V _{OUT} = 0 V	8.5	9.5	pF

Note: These parameters are sample tested.

Package Thermal Characteristics

Rating	Layer Board	Symbol	Max	Unit	Notes
Junction to Ambient (at 200 lfm)	single	$R_{\Theta JA}$	40	°C/W	1,2
Junction to Ambient (at 200 lfm)	four	$R_{\Theta JA}$	24	°C/W	1,2
Junction to Case (TOP)	_	$R_{\Theta JC}$	9	°C/W	3

Notes:

- 1. Junction temperature is a function of SRAM power dissipation, package thermal resistance, mounting board temperature, ambient. Temperature air flow, board density, and PCB thermal resistance.
- 2. SCMI G-38-87
- 3. Average thermal resistance between die and top surface, MIL SPEC-883, Method 1012.1

2.5 V




AC Test Conditions

Parameter	Conditions
Input high level	2.3 V
Input low level	0.2 V
Input slew rate	1 V/ns
Input reference level	1.25 V
Output reference level	1.25 V
Output load	Fig. 1& 2

Notes:

- 1. Include scope and jig capacitance.
- Test conditions as specified with output loading as shown in Fig.
 unless otherwise noted.
- 3. Output Load 2 for t_{LZ} , t_{HZ} , t_{OLZ} and t_{OHZ}
- 4. Device is deselected as defined by the Truth Table.



DC Electrical Characteristics

Parameter	Symbol	Test Conditions	Min	Max
Input Leakage Current (except mode pins)	I _{IL}	V _{IN} = 0 to V _{DD}	−2 uA	2 uA
ZZ and PE Input Current	I _{IN1}	$V_{DD} \ge V_{IN} \ge V_{IH}$ $0 \ V \le V_{IN} \le V_{IH}$	–1 uA –1 uA	1 uA 100 uA
FT, SCD, ZQ, DP Input Current	I _{IN2}	$V_{DD} \ge V_{IN} \ge V_{IL}$ $0 \ V \le V_{IN} \le V_{IL}$	−100 uA −1 uA	1 uA 1 uA
Output Leakage Current (x36/x72)	I _{OL}	Output Disable, V _{OUT} = 0 to V _{DD}	−1 uA	1 uA
Output Leakage Current (x18)	I _{OL}	Output Disable, V _{OUT} = 0 to V _{DD}	−2 uA	2 uA
Output High Voltage	V _{OH2}	I _{OH} = -8 mA, V _{DDQ} = 2.375 V	1.7 V	_
Output High Voltage	V _{OH3}	I _{OH} = -8 mA, V _{DDQ} = 3.135 V	2.4 V	_
Output Low Voltage	V _{OL}	I _{OL} = 8 mA	_	0.4 V



															:		
					-2;	-250	-2.	-225	-200	00	-166	90	-150	00	-133	3	
Parameter	Test Conditions	_	Mode	Symbol	0	04–	0	-40	0	-40	0	-40	0	-40	0	-40	Unit
				•	to 70°C	to 85°C											
		(272)	Pipeline	lpo Ipoq	280	560 80	530	550 70	480	200	410 50	430	380	400 50	340	360	mA
		(2/2)	Flow Through	lpp Ippa	310	330	340	330	270 30	290	270 30	30	270 30	290	200	220	шА
Operating Current	Device Selected; All other inputs	(36)	Pipeline	loo Iooa	520 40	540 40	470	490	430	450 30	370 30	390	340	360	310	330	шА
3.3 V	≥V _{IH} or ≤ V _{IL} Output open	(00 y)	Flow Through	lpp PpQ	280	300	280	300	250 20	270 20	350 20	270	250 20	270 20	180	200	шА
		(4.18)	Pipeline	od Poo	345 20	360 20	315 20	330 20	290 15	305 15	250 15	265 15	230	245 15	205	220 10	шА
		<u> </u>	Flow Through	loo Iooa	200 10	215 10	200	215	175 10	190 10	175 10	190	175	190	135	150 10	шА
		(622)	Pipeline	lpp Ppp	580	009	530	550 60	480	500	410	430	380	400	340	360	mA
		(2/2)	Flow Through	lpp Ippa	310	330	310 30	330	270 30	290	270 30	30	270 30	290	200	220	mA
Operating Current	Device Selected; All other inputs	(36)	Pipeline	lpp Pppa	520 30	540 30	470	490 30	430	450 30	370 20	390	340	360	310	330	шА
2.5 V	≥V _{IH} or ≤ V _{IL} Output open	(00 y)	Flow Through	od Poo	280 20	300	280	300	250 20	270 20	250 20	270	250 20	270 20	180	200	шА
		(418)	Pipeline	lpp PpQ	345 15	360	315 15	330	290 15	305 15	250 10	265	230	245 10	205	220 10	шА
		(<u>)</u>	Flow Through	loo Iooa	200	215 10	200	215 10	175	190	175	190	175	190	135	150	шА
Standby			Pipeline	ISB	40	09	40	09	40	09	40	09	40	09	40	09	mA
Current	$VZ \ge V_{DD} - 0.2 V$		Flow Through	SB	40	09	40	09	40	09	40	09	40	09	40	09	mA
Deselect	Device Deselected;		Pipeline	loo	170	180	160	170	150	160	130	140	120	130	100	110	mA
Current	All other inputs $\geq V_{\text{IL}}$ or $\leq V_{\text{IL}}$		Flow Through	aal	120	130	120	130	100	110	100	110	100	110	06	100	mA
Jotes:																	

1. IDD and IDDQ apply to any combination of V_{DD3}, V_{DD2}, V_{DDQ3}, and V_{DDQ2} operation. 2. All parameters listed are worst case scenario.

Rev: 1.00 10/2001




AC Electrical Characteristics

	Parameter	Symbol	-25	50	-22	25	-20	00	-16	66	-1:	50	-1:	33	Unit
	Farameter	Syllibol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Offic
	Clock Cycle Time	tKC	4.0	_	4.4		5.0	_	6.0	_	6.7	_	7.5	_	ns
Dinalina	Clock to Output Valid	tKQ	_	2.3	_	2.5	_	3.0	_	3.4	_	3.8	_	4.0	ns
Pipeline	Clock to Output Invalid	tKQX	1.5	_	1.5	_	1.5	_	1.5	_	1.5	1	1.5	-	ns
	Clock to Output in Low-Z	tLZ ¹	1.5	_	1.5	_	1.5	_	1.5	_	1.5	_	1.5	_	ns
	Clock Cycle Time	tKC	7.0	_	7.5	_	8.5	_	10.0	_	10.0	_	15.0	_	ns
Flow	Clock to Output Valid	tKQ	_	6.0	_	6.0	_	7.5	_	8.5	_	10.0		10.0	ns
Through	Clock to Output Invalid	tKQX	3.0	_	3.0	_	3.0	_	3.0	_	3.0	-	3.0		ns
	Clock to Output in Low-Z	tLZ ¹	3.0	_	3.0		3.0	_	3.0	_	3.0	_	3.0	_	ns
	Clock HIGH Time	tKH	1.3	_	1.3	_	1.3	_	1.3	_	1.5	_	1.7	_	ns
	Clock LOW Time	tKL	1.5	_	1.5		1.5	_	1.5		1.7	_	2	_	ns
	Clock to Output in High-Z	tHZ ¹	1.5	2.3	1.5	2.5	1.5	3.0	1.5	3.5	1.5	3.8	1.5	4.0	ns
	G to Output Valid	tOE		2.3	_	2.5	_	3.2	_	3.5	_	3.8	_	4.0	ns
	G to output in Low-Z	tOLZ ¹	0	_	0	_	0	_	0	_	0	_	0	_	ns
	G to output in High-Z	tOHZ ¹	_	2.3	_	2.5	_	3.0	_	3.5	_	3.8	_	4.0	ns
	Setup time	tS	1.5	_	1.5	_	1.5	_	1.5	_	1.5	_	1.5	_	ns
	Hold time	tH	0.5	_	0.5	_	0.5	_	0.5	_	0.5	_	0.5	_	ns
	ZZ setup time	tZZS ²	5	_	5	_	5	_	5	_	5	_	5	_	ns
	ZZ hold time	tZZH ²	1	_	1	_	1	_	1	_	1	_	1	_	ns
	ZZ recovery	tZZR	100	_	100	_	100	_	100	_	100	_	100	_	ns

- 1. These parameters are sampled and are not 100% tested.
- 2. ZZ is an asynchronous signal. However, in order to be recognized on any given clock cycle, ZZ must meet the specified setup and hold times as specified above.




Write Cycle Timing






Flow Through Read Cycle Timing






Flow Through Read-Write Cycle Timing






Pipelined SCD Read Cycle Timing






Pipelined SCD Read-Write Cycle Timing






Pipelined DCD Read Cycle Timing





Pipelined DCD Read-Write Cycle Timing






Sleep Mode

During normal operation, ZZ must be pulled low, either by the user or by its internal pull down resistor. When ZZ is pulled high, the SRAM will enter a Power Sleep mode after 2 cycles. At this time, internal state of the SRAM is preserved. When ZZ returns to low, the SRAM operates normally after 2 cycles of wake up time.

Sleep mode is a low current, power-down mode in which the device is deselected and current is reduced to $I_{SB}2$. The duration of Sleep mode is dictated by the length of time the ZZ is in a High state. After entering Sleep mode, all inputs except ZZ become disabled and all outputs go to High-Z The ZZ pin is an asynchronous, active high input that causes the device to enter Sleep mode. When the ZZ pin is driven high, $I_{SB}2$ is guaranteed after the time tZZI is met. Because ZZ is an asynchronous input, pending operations or operations in progress may not be properly completed if ZZ is asserted. Therefore, Sleep mode must not be initiated until valid pending operations are completed. Similarly, when exiting Sleep mode during tZZR, only a Deselect or Read commands may be applied while the SRAM is recovering from Sleep mode.

Sleep Mode Timing Diagram



Application Tips

Single and Dual Cycle Deselect

SCD devices (like this one) force the use of "dummy read cycles" (read cycles that are launched normally, but that are ended with the output drivers inactive) in a fully synchronous environment. Dummy read cycles waste performance, but their use usually assures there will be no bus contention in transitions from reads to writes or between banks of RAMs. DCD SRAMs do not waste bandwidth on dummy cycles and are logically simpler to manage in a multiple bank application (wait states need not be inserted at bank address boundary crossings), but greater care must be exercised to avoid excessive bus contention.

JTAG Port Operation

Due to the fact that this device is built from two die, the two JTAG parts are chained together internally. The following describes the behavior of each die.

Overview

The JTAG Port on this RAM operates in a manner that is compliant with IEEE Standard 1149.1-1990, a serial boundary scan interface standard (commonly referred to as JTAG). The JTAG Port input interface levels scale with V_{DD} . The JTAG output drivers are powered by V_{DDO} .



Disabling the JTAG Port

It is possible to use this device without utilizing the JTAG port. The port is reset at power-up and will remain inactive unless clocked. TCK, TDI, and TMS are designed with internal pull-up circuits. To assure normal operation of the RAM with the JTAG Port unused, TCK, TDI, and TMS may be left floating or tied to either V_{DD} or V_{SS} . TDO should be left unconnected.

JTAG Pin Descriptions

Pin	Pin Name	I/O	Description
TCK	Test Clock	ln	Clocks all TAP events. All inputs are captured on the rising edge of TCK and all outputs propagate from the falling edge of TCK.
TMS	Test Mode Select	ln	The TMS input is sampled on the rising edge of TCK. This is the command input for the TAP controller state machine. An undriven TMS input will produce the same result as a logic one input level.
TDI	Test Data In	ln	The TDI input is sampled on the rising edge of TCK. This is the input side of the serial registers placed between TDI and TDO. The register placed between TDI and TDO is determined by the state of the TAP Controller state machine and the instruction that is currently loaded in the TAP Instruction Register (refer to the TAP Controller State Diagram). An undriven TDI pin will produce the same result as a logic one input level.
TDO	Test Data Out	Out	Output that is active depending on the state of the TAP state machine. Output changes in response to the falling edge of TCK. This is the output side of the serial registers placed between TDI and TDO.

Note:

This device does not have a TRST (TAP Reset) pin. TRST is optional in IEEE 1149.1. The Test-Logic-Reset state is entered while TMS is held high for five rising edges of TCK. The TAP Controller is also reset automaticly at power-up.

JTAG Port Registers

Overview

The various JTAG registers, refered to as Test Access Port orTAP Registers, are selected (one at a time) via the sequences of 1s and 0s applied to TMS as TCK is strobed. Each of the TAP Registers is a serial shift register that captures serial input data on the rising edge of TCK and pushes serial data out on the next falling edge of TCK. When a register is selected, it is placed between the TDI and TDO pins.

Instruction Register

The Instruction Register holds the instructions that are executed by the TAP controller when it is moved into the Run, Test/Idle, or the various data register states. Instructions are 3 bits long. The Instruction Register can be loaded when it is placed between the TDI and TDO pins. The Instruction Register is automatically preloaded with the IDCODE instruction at power-up or whenever the controller is placed in Test-Logic-Reset state.

Bypass Register

The Bypass Register is a single bit register that can be placed between TDI and TDO. It allows serial test data to be passed through the RAM's JTAG Port to another device in the scan chain with as little delay as possible.


Boundary Scan Register

The Boundary Scan Register is a collection of flip flops that can be preset by the logic level found on the RAM's input or I/O pins. The flip flops are then daisy chained together so the levels found can be shifted serially out of the JTAG Port's TDO pin. The Boundary Scan Register also includes a number of place holder flip flops (always set to a logic 1). The relationship between the device pins and the bits in the Boundary Scan Register is described in the Scan Order Table following. The Boundary Scan Register, under the control of the TAP Controller, is loaded with the contents of the RAMs I/O ring when the controller is in



Capture-DR state and then is placed between the TDI and TDO pins when the controller is moved to Shift-DR state. SAMPLE-Z, SAMPLE/PRELOAD and EXTEST instructions can be used to activate the Boundary Scan Register.

JTAG TAP Block Diagram



Identification (ID) Register

The ID Register is a 32-bit register that is loaded with a device and vendor specific 32-bit code when the controller is put in Capture-DR state with the IDCODE command loaded in the Instruction Register. The code is loaded from a 32-bit on-chip ROM. It describes various attributes of the RAM as indicated below. The register is then placed between the TDI and TDO pins when the controller is moved into Shift-DR state. Bit 0 in the register is the LSB and the first to reach TDO when shifting begins.

ID Register Contents

		Revi	ie ision ide	ı					1	Not !	Used	Í					Co		O urati	on				ED	EC	hn Ve Cod	nd					Presence Register
Bit#	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
x72	Х	Х	Х	Х	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	1	0	0	0	1	1	0	1	1	0	0	1	1
x36	Х	Х	Х	Х	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	1	1	0	1	1	0	0	1	1
x32	Χ	Х	Х	Х	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	0	1	1	0	1	1	0	0	1	1
x18	Х	Х	Х	Х	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0	0	0	0	1	1	0	1	1	0	0	1	1
x16	Χ	Χ	Χ	Χ	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	0	0	0	0	1	1	0	1	1	0	0	1	1

Tap Controller Instruction Set

Overview


There are two classes of instructions defined in the Standard 1149.1-1990; the standard (Public) instructions, and device specific (Private) instructions. Some Public instructions are mandatory for 1149.1 compliance. Optional Public instructions must be



implemented in prescribed ways. The TAP on this device may be used to monitor all input and I/O pads, and can be used to load address, data or control signals into the RAM or to preload the I/O buffers.

When the TAP controller is placed in Capture-IR state the two least significant bits of the instruction register are loaded with 01. When the controller is moved to the Shift-IR state the Instruction Register is placed between TDI and TDO. In this state the desired instruction is serially loaded through the TDI input (while the previous contents are shifted out at TDO). For all instructions, the TAP executes newly loaded instructions only when the controller is moved to Update-IR state. The TAP instruction set for this device is listed in the following table.

JTAG Tap Controller State Diagram



Instruction Descriptions

BYPASS

When the BYPASS instruction is loaded in the Instruction Register the Bypass Register is placed between TDI and TDO. This occurs when the TAP controller is moved to the Shift-DR state. This allows the board level scan path to be shortened to facilitate testing of other devices in the scan path.

SAMPLE/PRELOAD

SAMPLE/PRELOAD is a Standard 1149.1 mandatory public instruction. When the SAMPLE / PRELOAD instruction is loaded in the Instruction Register, moving the TAP controller into the Capture-DR state loads the data in the RAMs input and I/O buffers into the Boundary Scan Register. Boundary Scan Register locations are not associated with an input or I/O pin, and are loaded with the default state identified in the





GS832418(B/C)/GS832436(B/C)/GS832472(C)

Boundary Scan Chain table at the end of this section of the datasheet. Because the RAM clock is independent from the TAP Clock (TCK) it is possible for the TAP to attempt to capture the I/O ring contents while the input buffers are in transition (i.e. in a metastable state). Although allowing the TAP to sample metastable inputs will not harm the device, repeatable results cannot be expected. RAM input signals must be stabilized for long enough to meet the TAPs input data capture set-up plus hold time (tTS plus tTH). The RAMs clock inputs need not be paused for any other TAP operation except capturing the I/O ring contents into the Boundary Scan Register. Moving the controller to Shift-DR state then places the boundary scan register between the TDI and TDO pins.

EXTEST

EXTEST is an IEEE 1149.1 mandatory public instruction. It is to be executed whenever the instruction register is loaded with all logic 0s. The EXTEST command does not block or override the RAM's input pins; therefore, the RAM's internal state is still determined by its input pins.

Typically, the Boundary Scan Register is loaded with the desired pattern of data with the SAMPLE/PRELOAD command. Then the EXTEST command is used to output the Boundary Scan Register's contents, in parallel, on the RAM's data output drivers on the falling edge of TCK when the controller is in the Update-IR state.

Alternately, the Boundary Scan Register may be loaded in parallel using the EXTEST command. When the EXTEST instruction is selected, the sate of all the RAM's input and I/O pins, as well as the default values at Scan Register locations not associated with a pin, are transferred in parallel into the Boundary Scan Register on the rising edge of TCK in the Capture-DR state, the RAM's output pins drive out the value of the Boundary Scan Register location with which each output pin is associated.

IDCODE

The IDCODE instruction causes the ID ROM to be loaded into the ID register when the controller is in Capture-DR mode and places the ID register between the TDI and TDO pins in Shift-DR mode. The IDCODE instruction is the default instruction loaded in at power up and any time the controller is placed in the Test-Logic-Reset state.

SAMPLE-Z

If the SAMPLE-Z instruction is loaded in the instruction register, all RAM outputs are forced to an inactive drive state (high-Z) and the Boundary Scan Register is connected between TDI and TDO when the TAP controller is moved to the Shift-DR state.

RFU

These instructions are Reserved for Future Use. In this device they replicate the BYPASS instruction.



JTAG TAP Instruction Set Summary

Instruction	Code	Description	Notes
EXTEST	000	Places the Boundary Scan Register between TDI and TDO.	1
IDCODE	001	Preloads ID Register and places it between TDI and TDO.	1, 2
SAMPLE-Z	010	Captures I/O ring contents. Places the Boundary Scan Register between TDI and TDO. Forces all RAM output drivers to High-Z.	1
RFU	011	Do not use this instruction; Reserved for Future Use. Replicates BYPASS instruction. Places Bypass Register between TDI and TDO.	1
SAMPLE/ PRELOAD	100	Captures I/O ring contents. Places the Boundary Scan Register between TDI and TDO.	1
GSI	101	GSI private instruction.	1
RFU	110	Do not use this instruction; Reserved for Future Use. Replicates BYPASS instruction. Places Bypass Register between TDI and TDO.	1
BYPASS	111	Places Bypass Register between TDI and TDO.	1

- 1. Instruction codes expressed in binary, MSB on left, LSB on right.
- 2. Default instruction automatically loaded at power-up and in test-logic-reset state.



JTAG Port Recommended Operating Conditions and DC Characteristics

Parameter	Symbol	Min.	Max.	Unit	Notes
3.3 V Test Port Input High Voltage	V _{IHJ3}	2.0	V _{DD3} +0.3	V	1
3.3 V Test Port Input Low Voltage	V _{ILJ3}	-0.3	0.8	V	1
2.5 V Test Port Input High Voltage	V _{IHJ2}	0.6 * V _{DD2}	V _{DD2} +0.3	V	1
2.5 V Test Port Input Low Voltage	V _{ILJ2}	-0.3	0.3 * V _{DD2}	V	1
TMS, TCK and TDI Input Leakage Current	I _{INHJ}	-300	1	uA	2
TMS, TCK and TDI Input Leakage Current	I _{INLJ}	– 1	100	uA	3
TDO Output Leakage Current	l _{OLJ}	– 1	1	uA	4
Test Port Output High Voltage	V _{OHJ}	1.7	_	V	5, 6
Test Port Output Low Voltage	V _{OLJ}	_	0.4	V	5, 7
Test Port Output CMOS High	V _{OHJC}	V _{DDQ} – 100 mV	_	V	5, 8
Test Port Output CMOS Low	V _{OLJC}	_	100 mV	V	5, 9


Notes

- Input Under/overshoot voltage must be -2 V > Vi < V_{DDn} +2 V not to exceed 4.6 V maximum, with a pulse width not to exceed 20% tTKC.
- 2. $V_{ILJ} \le V_{IN} \le V_{DDn}$
- 3. $0 \text{ V} \leq \text{V}_{IN} \leq \text{V}_{ILJn}$
- 4. Output Disable, $V_{OUT} = 0$ to V_{DDn}
- 5. The TDO output driver is served by the $V_{\mbox{\scriptsize DDQ}}$ supply.
- 6. $I_{OHJ} = -4 \text{ mA}$
- 7. $I_{OLJ} = +4 \text{ mA}$
- 8. $I_{OHJC} = -100 \text{ uA}$
- 9. $I_{OHJC} = +100 \text{ uA}$

JTAG Port AC Test Conditions

Parameter	Conditions
Input high level	2.3 V
Input low level	0.2 V
Input slew rate	1 V/ns
Input reference level	1.25 V
Output reference level	1.25 V


- 1. Include scope and jig capacitance.
- Test conditions as as shown unless otherwise noted.



* Distributed Test Jig Capacitance



JTAG Port Timing Diagram



JTAG Port AC Electrical Characteristics

Parameter	Symbol	Min	Max	Unit
TCK Cycle Time	tTKC	50		ns
TCK Low to TDO Valid	tTKQ	_	20	ns
TCK High Pulse Width	tTKH	20	_	ns
TCK Low Pulse Width	tTKL	20	_	ns
TDI & TMS Set Up Time	tTS	10	_	ns
TDI & TMS Hold Time	tTH	10	_	ns



GS832418/36/72 Boundary Scan Chain Order


Order	x72	x36	x18		Bump	
Order	XI Z	X30	XIU	x72	x36	x18
	<u>'</u>	1(TBD)		-	-

- 1. Depending on the package, some input pads of the scan chain may not be connected to any external pin. In such case: $\overline{LBO} = 1$, ZQ = 1, $\overline{PE} = 0$, $\overline{SD} = 0$, ZZ = 0, $\overline{FT} = 1$, $\overline{DP} = 1$, and $\overline{SCD} = 1$.
- 2. Every DQ pad consists of two scan registers—D is for input capture, and Q is for output capture.
- 3. A single register (#194) for controlling tristate of all the DQ pins is at the end of the scan chain (i.e., the last bit shifted in this tristate control is effective after JTAG EXTEST instruction is executed.
- 4. 1 = no connect, internally set to logic value 1
- 5. 0 = no connect, internally set to logic value 0
- 6. X = no connect, value is undefined



209 BGA Package Drawing


14 mm x 22 mm Body, 1.0 mm Bump Pitch, 11 x 19 Bump Array




Symbol	Min	Тур	Max	Units
Α			1.70	mm
A1	0.40	0.50	0.60	mm
Øb	0.50	0.60	0.70	mm
С	0.31	0.36	0.38	mm
D	21.9	22.0	22.1	mm
D1		18.0 (BSC)		mm
E	13.9	14.0	14.1	mm
E1		10.0 (BSC)		mm
е		1.00 (BSC)		mm
aaa		0.15		mm
Rev 1.0	•	-		•




119-Bump BGA Package





Top View

Bottom View



Side View

Package Dimensions—119-Pin PBGA

Symbol	Description	Min.	Nom.	Max
Α	Width	13.9	14.0	14.1
В	Length	21.9	22.0	22.1
С	Package Height (including ball)	1.73	1.86	1.99
D	Ball Size	0.60	0.75	0.90
E	Ball Height	0.50	0.60	0.70
F	Package Height (excluding balls)	1.16	1.26	1.36
G	Width between Balls		1.27	
К	Package Height above board	0.65	0.70	0.75
R	Width of package between balls		7.62	
S	Length of package between balls		20.32	
Т	Variance of Ball Height		0.15	

Unit: mm



Ordering Information for GSI Synchronous Burst RAMs

Org	Part Number ¹	Туре	Package	Speed ² (MHz/ns)	T _A ³
2M x 18	GS832418B-250	DCD Pipeline/Flow Through	119 BGA	250/6	С
2M x 18	GS832418B-225	DCD Pipeline/Flow Through	119 BGA	225/6.5	С
2M x 18	GS832418B-200	DCD Pipeline/Flow Through	119 BGA	200/7.5	С
2M x 18	GS832418B-166	DCD Pipeline/Flow Through	119 BGA	166/8.5	С
2M x 18	GS832418B-150	DCD Pipeline/Flow Through	119 BGA	150/10	С
2M x 18	GS832418B-133	DCD Pipeline/Flow Through	119 BGA	133/11	С
2M x 18	GS832418C-250	DCD Pipeline/Flow Through	209 BGA	250/6	С
2M x 18	GS832418C-225	DCD Pipeline/Flow Through	209 BGA	225/6.5	С
2M x 18	GS832418C-200	DCD Pipeline/Flow Through	209 BGA	200/7.5	С
2M x 18	GS832418C-166	DCD Pipeline/Flow Through	209 BGA	166/8.5	С
2M x 18	GS832418C-150	DCD Pipeline/Flow Through	209 BGA	150/10	С
2M x 18	GS832418C-133	DCD Pipeline/Flow Through	209 BGA	133/11	С
1M x 36	GS832436B-250	SCD/DCD Pipeline/Flow Through	119 BGA	250/6	С
1M x 36	GS832436B-225	SCD/DCD Pipeline/Flow Through	119 BGA	225/6.5	С
1M x 36	GS832436B-200	SCD/DCD Pipeline/Flow Through	119 BGA	200/7.5	С
1M x 36	GS832436B-166	SCD/DCD Pipeline/Flow Through	119 BGA	166/8.5	С
1M x 36	GS832436B-150	SCD/DCD Pipeline/Flow Through 119 Bo		150/10	С
1M x 36	GS832436B-133	SCD/DCD Pipeline/Flow Through 119 BG		133/11	С
1M x 36	GS832436C-250	SCD/DCD Pipeline/Flow Through	209 BGA	250/6	С
1M x 36	GS832436C-225	SCD/DCD Pipeline/Flow Through	209 BGA	225/6.5	С
1M x 36	GS832436C-200	SCD/DCD Pipeline/Flow Through 209 BGA		200/7.5	С
1M x 36	GS832436C-166	SCD/DCD Pipeline/Flow Through 209 BGA 166		166/8.5	С
1M x 36	GS832436C-150	SCD/DCD Pipeline/Flow Through 209 BGA		150/10	С
1M x 36	GS832436C-133	SCD/DCD Pipeline/Flow Through 209 BGA		133/11	С
512K x 72	GS832472C-250	SCD/DCD Pipeline/Flow Through 209 BGA 250/		250/6	С
512K x 72	GS832472C-225	SCD/DCD Pipeline/Flow Through 209 BGA 225		225/6.5	С
512K x 72	GS832472C-200	SCD/DCD Pipeline/Flow Through 209 BGA 200/7.5		200/7.5	С
512K x 72	GS832472C-166	SCD/DCD Pipeline/Flow Through	209 BGA	166/8.5	С
512K x 72	GS832472C-150	SCD/DCD Pipeline/Flow Through	209 BGA	150/10	С

Notes:

- Customers requiring delivery in Tape and Reel should add the character "T" to the end of the part number. Example: GS832418B-150IB.
- The speed column indicates the cycle frequency (MHz) of the device in Pipeline mode and the latency (ns) in Flow Through mode. Each device is Pipeline/Flow Through mode-selectable by the user.
- $T_A = C = Commercial Temperature Range. T_A = I = Industrial Temperature Range.$
- GSI offers other versions this type of device in many different configurations and with a variety of different features, only some of which are covered in this data sheet. See the GSI Technology web site (www.gsitechnology.com) for a complete listing of current offerings.

Rev: 1.00 10/2001 43/46



Ordering Information for GSI Synchronous Burst RAMs (Continued)

Org	Part Number ¹	Туре	Package	Speed ² (MHz/ns)	T _A ³
512K x 72	GS832472C-133	SCD/DCD Pipeline/Flow Through	209 BGA	133/11	С
2M x 18	GS832418B-250I	DCD Pipeline/Flow Through	119 BGA	250/6	I
2M x 18	GS832418B-225I	DCD Pipeline/Flow Through	119 BGA	225/6.5	I
2M x 18	GS832418B-200I	DCD Pipeline/Flow Through	119 BGA	200/7.5	I
2M x 18	GS832418B-166I	DCD Pipeline/Flow Through	119 BGA	166/8.5	I
2M x 18	GS832418B-150I	DCD Pipeline/Flow Through	119 BGA	150/10	I
2M x 18	GS832418B-133I	DCD Pipeline/Flow Through	119 BGA	133/11	I
2M x 18	GS832418C-250I	DCD Pipeline/Flow Through	209 BGA	250/6	I
2M x 18	GS832418C-225I	DCD Pipeline/Flow Through	209 BGA	225/6.5	I
2M x 18	GS832418C-200I	DCD Pipeline/Flow Through	209 BGA	200/7.5	I
2M x 18	GS832418C-166I	DCD Pipeline/Flow Through	209 BGA	166/8.5	I
2M x 18	GS832418C-150I	DCD Pipeline/Flow Through	209 BGA	150/10	I
2M x 18	GS832418C-133I	DCD Pipeline/Flow Through	209 BGA	133/11	I
1M x 36	GS832436B-250I	SCD/DCD Pipeline/Flow Through	119 BGA	250/6	I
1M x 36	GS832436B-225I	SCD/DCD Pipeline/Flow Through 119 BGA		225/6.5	I
1M x 36	GS832436B-200I	SCD/DCD Pipeline/Flow Through 119 BGA		200/7.5	I
1M x 36	GS832436B-166I	SCD/DCD Pipeline/Flow Through 11		166/8.5	I
1M x 36	GS832436B-150I	SCD/DCD Pipeline/Flow Through 119		150/10	I
1M x 36	GS832436B-133I	SCD/DCD Pipeline/Flow Through	119 BGA	133/11	I
1M x 36	GS832436C-250I	SCD/DCD Pipeline/Flow Through 209 BGA 2		250/6	I
1M x 36	GS832436C-225I	SCD/DCD Pipeline/Flow Through 209 BGA 22		225/6.5	I
1M x 36	GS832436C-200I	SCD/DCD Pipeline/Flow Through 209 BGA 200/		200/7.5	I
1M x 36	GS832436C-166I	SCD/DCD Pipeline/Flow Through 209 BGA 166/8.		166/8.5	I
1M x 36	GS832436C-150I	SCD/DCD Pipeline/Flow Through 209 BGA 150/10		150/10	I
1M x 36	GS832436C-133I	SCD/DCD Pipeline/Flow Through	209 BGA	133/11	I
512K x 72	GS832472C-250I	SCD/DCD Pipeline/Flow Through	209 BGA	250/6	I

- 1. Customers requiring delivery in Tape and Reel should add the character "T" to the end of the part number. Example: GS832418B-150IB.
- 2. The speed column indicates the cycle frequency (MHz) of the device in Pipeline mode and the latency (ns) in Flow Through mode. Each device is Pipeline/Flow Through mode-selectable by the user.
- 3. $T_A = C = Commercial Temperature Range. T_A = I = Industrial Temperature Range.$
- 4. GSI offers other versions this type of device in many different configurations and with a variety of different features, only some of which are covered in this data sheet. See the GSI Technology web site (www.gsitechnology.com) for a complete listing of current offerings.



Ordering Information for GSI Synchronous Burst RAMs (Continued)

Org	Part Number ¹	Туре	Package	Speed ² (MHz/ns)	T _A ³
512K x 72	GS832472C-225I	SCD/DCD Pipeline/Flow Through 209 BGA 22		225/6.5	I
512K x 72	GS832472C-200I	SCD/DCD Pipeline/Flow Through	209 BGA	200/7.5	I
512K x 72	GS832472C-166I	SCD/DCD Pipeline/Flow Through 209 BGA 166/8		166/8.5	1
512K x 72	GS832472C-150I	SCD/DCD Pipeline/Flow Through 209 BGA 150/10		150/10	I
512K x 72	GS832472C-133I	SCD/DCD Pipeline/Flow Through 209 BGA 133/11		133/11	I

- 1. Customers requiring delivery in Tape and Reel should add the character "T" to the end of the part number. Example: GS832418B-150IB.
- 2. The speed column indicates the cycle frequency (MHz) of the device in Pipeline mode and the latency (ns) in Flow Through mode. Each device is Pipeline/Flow Through mode-selectable by the user.
- 3. $T_A = C = Commercial Temperature Range. T_A = I = Industrial Temperature Range.$
- 4. GSI offers other versions this type of device in many different configurations and with a variety of different features, only some of which are covered in this data sheet. See the GSI Technology web site (www.gsitechnology.com) for a complete listing of current offerings.



36Mb Sync SRAM Datasheet Revision History

DS/DateRev. Code: Old; New	Types of Changes Format or Content	Page;Revisions;Reason
832418_r1		Creation of new datasheet