

**Radiation Hardened High Speed,  
Monolithic Digital-to-Analog Converter**

The HS-565BRH is a fast, radiation hardened 12-bit current output, digital-to-analog converter. This part replaces the HS-565ARH, which is no longer available. The monolithic chip includes a precision voltage reference, thin-film R-2R ladder, reference control amplifier and twelve high-speed bipolar current switches.

The Intersil Corporation Dielectric Isolation process provides latch-up free operation while minimizing stray capacitance and leakage currents, to produce an excellent combination of speed and accuracy. Also, ground currents are minimized to produce a low and constant current through the ground terminal, which reduces error due to code-dependent ground currents.

HS-565BRH die are laser trimmed for a maximum integral nonlinearity error of  $\pm 0.25$  LSB at 25°C. In addition, the low noise buried zener reference is trimmed both for absolute value and minimum temperature coefficient.

**Specifications for Rad Hard QML devices are controlled by the Defense Supply Center in Columbus (DSCC). The SMD numbers listed here must be used when ordering.**

**Detailed Electrical Specifications for these devices are contained in SMD 5962-96755. A "hot-link" is provided on our website for downloading.**

**Ordering Information**

ORDERING NUMBER	INTERNAL MKT. NUMBER	TEMP. RANGE (°C)
5962R9675502V9A	HS0-565BRH-Q	25
5962R9675502VJC	HS1-565BRH-Q	-55 to 125
5962R9675502VXC	HS9-565BRH-Q	-55 to 125
HS9-565BRH/PROTO	HS9-565BRH/PROTO	-55 to 125


**Features**

- Electrically Screened to SMD # 5962-96755
- QML Qualified per MIL-PRF-38535 Requirements
- Total Dose . . . . . 100 krad (Si) (Max)
- DAC and Reference on a Single Chip
- Pin Compatible with AD-565A and HI-565A
- Very High Speed: Settles to 0.50 LSB in 500ns Max
- Monotonicity Guaranteed Over Temperature
- 0.50 LSB Max Nonlinearity Guaranteed Over Temperature
- Low Gain Drift  
(Max., DAC Plus Reference) . . . . . 50ppm/°C
- $\pm 0.75$  LSB Accuracy Guaranteed Over Temperature  
( $\pm 0.125$  LSB Typical at 25°C)

**Applications**

- High Speed A/D Converters
- Precision Instrumentation
- Signal Reconstruction


**Functional Diagram**




# HS-565BRH

## Pinouts


HS1-565BRH  
MIL-STD-1835 CDIP2-T24  
(SBDIP)  
TOP VIEW



HS9-565BRH  
MIL-STD-1835 CDFP4-F24  
(CERAMIC FLATPACK)  
TOP VIEW




### Burn-In Bias Circuit



**NOTES:**

- D1 = D2 = D3 = IN4002 or Equivalent
- F0 to F11:  $V_{IH} = 5.0V \pm 0.5V$
- $V_{IL} = 0.0V \pm 0.5V$
- F0 = 100kHz  $\pm 10\%$  (50% Duty Cycle)
- F1 = F0/2                      F7 = F0/128
- F2 = F0/4                      F8 = F0/256
- F3 = F0/8                      F9 = F0/512
- F4 = F0/16                     F10 = F0/1024
- F5 = F0/32                     F11 = F0/2048
- F6 = F0/64

### Radiation Bias Circuit



NOTE: Power Supply Levels are  $\pm 0.5V$

### Definitions of Specifications

#### Digital Inputs

The HS-565BRH accepts digital input codes in binary format and may be user connected for any one of three binary codes. Straight binary, Two's Complement (see note below), or Offset Binary, (See Operating Instructions).

DIGITAL INPUT	ANALOG OUTPUT		
	STRAIGHT BINARY	OFFSET BINARY	(NOTE) TWO'S COMPLEMENT
MSB...LSB			
000....000	Zero	-FS (Full Scale)	Zero
100....000	0.50 FS	Zero	-FS
111....111	+FS - 1LSB	+FS - 1LSB	Zero - 1LSB
011....111	0.50 FS - 1LSB	Zero - 1LSB	+FS - 1LSB

NOTE: Invert MSB with external inverter to obtain Two's Complement Coding

#### Accuracy

**Nonlinearity** - Nonlinearity of a D/A converter is an important measure of its accuracy. It describes the deviation from an ideal straight line transfer curve drawn between zero (all bits OFF) and full scale (all bits ON).

**Differential Nonlinearity** - For a D/A converter, it is the difference between the actual output voltage change and the ideal (1 LSB) voltage change for a one bit change in code. A Differential Nonlinearity of  $\pm 1$  LSB or less guarantees monotonicity; i.e., the output always increases and never decreases for an increasing input.

#### Settling Time

Settling time is the time required for the output to settle to within the specified error band for any input code transition. It is usually specified for a full scale or major carry transition, settling to within 0.50 LSB of final value.

#### Drift

**Gain Drift** - The change in full scale analog output over the specified temperature range expressed in parts per million of full scale range per  $^{\circ}C$  (ppm of FSR/ $^{\circ}C$ ). Gain error is measured with respect to 25 $^{\circ}C$  at high (TH) and low (TL) temperatures. Gain drift is calculated for both high (TH - 25 $^{\circ}C$ ) and low ranges (25 $^{\circ}C$  - TL) by dividing the gain error by the respective change in temperature. The specification is the larger of the two representing worst case drift.

**Offset Drift** - The change in analog output with all bits OFF over the specified temperature range expressed in parts per million of full scale range per  $^{\circ}C$  (ppm of FSR/ $^{\circ}C$ ). Offset error is measured with respect to 25 $^{\circ}C$  at high (TH) and low (TL) temperatures. Offset drift is calculated for both high (TH - 25 $^{\circ}C$ ) and low (25 $^{\circ}C$  - TL) ranges by dividing the offset error by the respective change in temperature. The specification given is the larger of the two, representing worst case drift.



## Settling Time

This is a challenging measurement, in which the result depends on the method chosen, the precision and quality of test equipment and the operating configuration of the DAC (test conditions). As a result, the different techniques in use by converter manufacturers can lead to consistently different results. An engineer should understand the advantage and limitations of a given test methods before using the specified settling time as a basis for design.

The approach used for several years at Intersil calls for a strobed comparator to sense final perturbations of the DAC output waveform. This gives the LSB a reasonable magnitude (814mV for the HS-565BRH, which provides the comparator with enough overdrive to establish an accurate  $\pm 0.50$  LSB window about the final settled value. Also, the required test conditions simulate the DACs environment for a common application - use in a successive approximation A/D converter. Considerable experience has shown this to be a reliable and repeatable way to measure settling time.

The usual specification is based on a 10V step, produced by simultaneously switching all bits from off-to-on (tON) or on-to-off (tOFF). The slower of the two cases is specified, as measured from 50% of the digital input transition to the final entry within a window of  $\pm 0.50$  LSB about the settled value. Four measurements characterize a given type of DAC:

- (a) tON, to final value +0.50 LSB
- (b) tON, to final value -0.50 LSB
- (c) tOFF, to final value +0.50 LSB
- (d) OFF, to final value -0.50 LSB

(Cases (b) and (c) may be eliminated unless the overshoot exceeds 0.50 LSB). For example, refer to Figures 3A and 3B for the measurement of case (d).

### Procedure

As shown in Figure 3B, settling time equals tX plus the comparator delay (tD = 15ns). To measure tX,

- Adjust the delay on generator number 2 for a tX of several microseconds. This assures that the DAC output has settled to its final wave.
- Switch on the LSB (+5V)
- Adjust the VLSB supply for 50% triggering at COMPARATOR OUT. This is indicated by traces of equal brightness on the oscilloscope display as shown in Figure 3B. Note DVM reading.
- Switch to LSB to Pulse (P)
- Readjust the VLSB supply for 50% triggering as before, and note DVM reading. One LSB equals one tenth the difference in the DVM readings noted above.
- Adjust the VLSB supply to reduce the DVM reading by 5 LSBs (DVM reads 10X, so this sets the comparator to sense the final settled value minus 0.50 LSB). Comparator output disappears.
- Reduce generator number 2 delay until comparator output reappears, and adjust for "equal brightness".
- Measure tX from scope as shown in Figure 3B. Settling time equals tX + tD, i.e. tX + 15ns.

TABLE 1. OPERATING MODES AND CALIBRATION

MODE	CIRCUIT CONNECTIONS				CALIBRATION		
	OUTPUT RANGE	PIN 10 TO	PIN 11 TO	RESISTOR (R)	APPLY INPUT CODE	ADJUST	TO SET VO
Unipolar (See Figure 1)	0 to +10V	VO	Pin 10	1.43K	All 0's All 1's	R1 R2	0V +9.99756V
	0 to +5V	VO	Pin 9	1.1K	All 0's All 1's	R1 R2	0V +4.99878V
Bipolar (See Figure 2)	$\pm 10V$	NC	VO	1.69K	All 0's All 1's	R3 R4	-10V +9.99512V
	$\pm 5V$	VO	Pin 10	1.43K	All 0's All 1's	R3 R4	-5V +4.99756V
	$\pm 2.5V$	VO	Pin 9	1.1K	All 0's All 1's	R3 R4	-2.5V +2.49878V



# HS-565BRH

## Die Characteristics

### DIE DIMENSIONS:

179 mils x 107 mils x 19 mils

### INTERFACE MATERIALS:

#### Glassivation:

Type: AlCu

Thickness:  $8\text{k}\text{\AA} \pm 1\text{k}\text{\AA}$

#### Top Metallization:

Type: Al/Copper

Thickness:  $16\text{k}\text{\AA} \pm 2\text{k}\text{\AA}$

#### Substrate:

Bipolar DI,

### Backside Finish:

Silicon

### ASSEMBLY RELATED INFORMATION

#### Substrate Potential:

Tie Substrate to VREF GND

#### ADDITIONAL INFORMATION:


#### Worst Case Current Density:

$2.0 \times 10^5 \text{ A/cm}^2$

#### Transistor Count:

200

## Metallization Mask Layout



All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems.

Intersil Corporation's quality certifications can be viewed at [www.intersil.com/design/quality](http://www.intersil.com/design/quality)

*Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.*

For information regarding Intersil Corporation and its products, see [www.intersil.com](http://www.intersil.com)