

# <1 $\Omega$ CMOS 1.8 V to 5.5 V, Dual SPST Switches

# ADG821/ADG822/ADG823

#### **FEATURES**

**APPLICATIONS** 

**Power Routing** 

Cellular Phones Modems PCMCIA Cards

Hard Drives

**Battery-Powered Systems** 


**Communication Systems** 


**Data Acquisition Systems** 

Audio and Video Signal Routing

0.8 Ω Max On Resistance @125°C 0.28 Ω Max On Resistance Flatness @125°C 1.8 V to 5.5 V Single Supply 200 mA Current Carrying Capability Automotive Temperature Range: -40°C to +125°C Rail-to-Rail Operation 8-Lead MSOP Package 33 ns Switching Times Typical Power Consumption (<0.01 μW) TTL/CMOS Compatible Inputs Pin Compatible with ADG721/722/723

# FUNCTIONAL BLOCK DIAGRAM





#### **GENERAL DESCRIPTION**

**Relay Replacement** 

The ADG821, ADG822, and ADG823 are monolithic CMOS SPST (single pole, single throw) switches. These switches are designed on an advanced submicron process that provides low power dissipation, yet gives high switching speed, low on resistance, and low leakage currents.

The ADG821, ADG822, and ADG823 are designed to operate from a single 1.8 V to 5.5 V supply, making them ideal for use in battery-powered instruments.

Each switch of the ADG821/ADG822/ADG823 conducts equally well in both directions when on. The ADG821, ADG822, and ADG823 contain two independent SPST switches. The ADG821 and ADG822 differ only in that both switches are normally open and normally closed, respectively. In the ADG823, Switch 1 is normally open and Switch 2 is normally closed. The ADG823 exhibits break-before-make switching action.

The ADG821, ADG822, and ADG823 are available in an 8-lead MSOP package.

#### **PRODUCT HIGHLIGHTS**

- 1. Very Low On Resistance  $(0.5 \Omega \text{ typ})$
- 2. On Resistance Flatness ( $R_{FLAT(ON)}$ ) (0.15  $\Omega$  typ)
- 3. Automotive Temperature Range -40°C to +125°C
- 4. 200 mA Current Carrying Capability
- 5. Low Power Dissipation. CMOS construction ensures low power dissipation.
- 6. 8-Lead MSOP Package

#### REV.0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

# $\label{eq:addition} ADG821/ADG822/ADG823 \\ \mbox{-}SPECIFICATIONS^{1} (V_{DD} = 5 V \pm 10\%, \mbox{ GND} = 0 V. \mbox{ All specifications} \\ -40^{\circ}C \ to \ +125^{\circ}C, \ unless \ otherwise \ noted.)$

Parameter	25°C	-40°C to +85°C	-40°C to +125°C <sup>2</sup>	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			$0 \text{ V}$ to $V_{DD}$	V	
On Resistance (R <sub>ON</sub> )	0.5		22	Ω typ	$V_{S} = 0 V$ to $V_{DD}$ , $I_{S} = 100 mA$ ;
	0.6	0.7	0.8	$\Omega$ max	Test Circuit 1
On Resistance Match Between					
Channels ( $\Delta R_{ON}$ )	0.16			Ω typ	$V_S = 0 V$ to $V_{DD}$ , $I_S = 100 mA$
	0.2	0.25	0.28	$\Omega$ max	
On Resistance Flatness (R <sub>FLAT(ON)</sub> )	0.15			Ω typ	$V_{S} = 0 V$ to $V_{DD}$ , $I_{S} = 100 mA$
	0.23	0.26	0.3	$\Omega$ max	
LEAKAGE CURRENTS					V <sub>DD</sub> = 5.5 V
Source OFF Leakage I <sub>S</sub> (OFF)	±0.01			nA typ	$V_{\rm S} = 4.5 \text{ V/1 V}, V_{\rm D} = 1 \text{ V/4.5 V};$
boulee off Leakage 15 (011)	$\pm 0.01$ $\pm 0.25$	$\pm 3$	±25	nA max	Test Circuit 2
Drain OFF Leakage I <sub>D</sub> (OFF)	$\pm 0.01$			nA typ	$V_{\rm S} = 4.5 \text{ V}/1 \text{ V}, V_{\rm D} = 1 \text{ V}/4.5 \text{ V};$
	$\pm 0.25$	±3	±25	nA max	Test Circuit 2
Channel ON Leakage I <sub>D</sub> , I <sub>S</sub> (ON)	$\pm 0.01$			nA typ	$V_{\rm S} = V_{\rm D} = 1$ V, or $V_{\rm S} = V_{\rm D} = 4.5$ V;
Summer 51, Tenninge 1D, 13 (61.)	$\pm 0.25$	±3	±25	nA max	Test Circuit 3
DIGITAL INPUTS					
Input High Voltage, V <sub>INH</sub>			2.0	V min	
Input Low Voltage, V <sub>INL</sub>			0.8	V max	
Input Low Voltage, V <sub>INL</sub>			0.8	v max	
I <sub>INL</sub> or I <sub>INH</sub>	0.005			μA typ	$V_{IN} = V_{INL}$ or $V_{INH}$
INL OF INH	0.005		±0.1	μA max	VIN - VINL OF VINH
C <sub>IN</sub> , Digital Input Capacitance	4		±0.1	pF typ	
<u> </u>	1			prtyp	
DYNAMIC CHARACTERISTICS <sup>3</sup>	22				
t <sub>ON</sub>	33	10	50	ns typ	$R_{\rm L} = 50 \ \Omega, \ C_{\rm L} = 35 \ \text{pF},$
	45	48	52	ns max	$V_s = 3 V$ ; Test Circuit 4
t <sub>OFF</sub>	11	10	01	ns typ	$R_L = 50 \Omega$ , $C_L = 35 pF$ , $M_L = 2 M_L$ True Cinemia 4
Break Defens Make Time Deley +	16	19	21	ns max	$V_s = 3 V$ ; Test Circuit 4
Break-Before-Make Time Delay, t <sub>BBM</sub>	32		1	ns typ	$R_L = 50 \Omega$ , $C_L = 35 pF$ , $V_L = V_L = 2 V_L$ Test Circuit 5
(ADG823 Only) Charge Injection	15		1	ns min	$V_{S1} = V_{S2} = 3 V$ ; Test Circuit 5 $V_{S1} = 2.5 V$ ; P = 0.0 C = 1 pF;
Charge Injection	15			pC typ	$V_S = 2.5 V$ ; $R_S = 0 \Omega$ , $C_L = 1 nF$ ; Test Circuit 6
Off Isolation	-52			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ ,
Oli Isolatioli	-52			ub typ	f = 1 MHz; Test Circuit 7
Channel-to-Channel Crosstalk	-82			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$
Channel-to-Channel Crosstark	-02			ub typ	f = 1 MHz; Test Circuit 9
Bandwidth –3 dB	24			MHz typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ ;
	~~			IVIIIZ Lyp	$R_L = 50.22, C_L = 5.pT$ , Test Circuit 8
C <sub>s</sub> (OFF)	85			pF typ	f = 1 MHz
$C_{\rm D}$ (OFF)	98			pF typ	f = 1 MHz
$C_{\rm D}, C_{\rm S}$ (ON)	230			pF typ	f = 1 MHz
				r- Jr	
POWER REQUIREMENTS					$V_{DD} = 5.5 V$
т	0.001				Digital Inputs = 0 V or 5.5 V
I <sub>DD</sub>	0.001	1.0	2.0	μA typ	
		1.0	2.0	μA max	

NOTES

 $^{1}Temperature$  range: Automotive range:  $-40^{\circ}C$  to  $+125^{\circ}C.$ 

<sup>2</sup>On resistance parameters tested with  $I_s = 10$  mA.

<sup>3</sup>Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

#### $(V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}, \text{ GND} = 0 \text{ V}. \text{ All specifications } -40^{\circ}\text{C to } +125^{\circ}\text{C}, \text{ unless otherwise noted.})^{1}$

Parameter	25°C	-40°C to +85°C	-40°C to +125°C <sup>2</sup>	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			0 V to V <sub>DD</sub>	v	
On Resistance (R <sub>ON</sub> )	0.7			Ω typ	$V_{S} = 0 V \text{ to } V_{DD}, I_{S} = 100 \text{ mA};$
	1.4	1.5	1.6	$\Omega$ max	Test Circuit 1
On Resistance Match Between	0.16			Ω typ	
Channels ( $\Delta R_{ON}$ )	0.2	0.25	0.28	$\Omega$ max	$V_S = 0 V$ to $V_{DD}$ , $I_S = 100 mA$
On Resistance Flatness $(R_{FLAT(ON)})$	0.3		0.33	Ω typ	$V_s = 0$ V to $V_{DD}$ , $I_s = 100$ mA
LEAKAGE CURRENTS					$V_{DD} = 3.6 V$
Source OFF Leakage I <sub>S</sub> (OFF)	±0.01			nA typ	$V_{\rm S} = 3.3 \text{ V/1 V}, V_{\rm D} = 1 \text{ V/3.3 V};$
	±0.25	±3	±15	nA max	Test Circuit 2
Drain OFF Leakage I <sub>D</sub> (OFF)	±0.01			nA typ	$V_{\rm S} = 3.3 \text{ V/1 V}, V_{\rm D} = 1 \text{ V/3.3 V};$
	±0.25	±3	±25	nA max	Test Circuit 2
Channel ON Leakage I <sub>D</sub> , I <sub>S</sub> (ON)	±0.01			nA typ	$V_{\rm S} = V_{\rm D} = 1$ V, or 3.3 V;
	±0.25	±3	±25	nA max	Test Circuit 3
DIGITAL INPUTS					
Input High Voltage, V <sub>INH</sub>			2.0	V min	
Input Low Voltage, V <sub>INL</sub>			0.8	V max	
Input Current					
I <sub>INL</sub> or I <sub>INH</sub>	0.005			μA typ	$V_{IN} = V_{INL}$ or $V_{INH}$
			$\pm 0.1$	µA max	
C <sub>IN</sub> , Digital Input Capacitance	4			pF typ	
DYNAMIC CHARACTERISTICS <sup>3</sup>					
t <sub>ON</sub>	48			ns typ	$R_L = 50 \Omega, C_L = 35 pF,$
	67	74	78	ns max	$V_{S} = 1.5 V$ ; Test Circuit 4
t <sub>OFF</sub>	12			ns typ	$R_L = 50 \Omega, C_L = 35 pF,$
	18	20	23	ns max	$V_s = 1.5 V$ ; Test Circuit 4
Break-Before-Make Time Delay, t <sub>BBM</sub>	40			ns typ	$R_{L} = 50 \Omega, C_{L} = 35 pF,$
(ADG823 Only)			1	ns min	$V_{S1} = V_{S2} = 1.5V$ ; Test Circuit 5
Charge Injection	±2			pC typ	$V_S = 1.5 V; R_S = 0 \Omega, C_L = 1 nF;$ Test Circuit 6
Off Isolation	-52			dB typ	$R_{\rm L} = 50 \ \Omega, C_{\rm L} = 5 \ pF,$
					$K_L = 50 \Omega_2$ , $C_L = 5 p\Gamma$ , f = 1 MHz; Test Circuit 7
Channel-to-Channel Crosstalk	-82			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ ,
					f = 1 MHz; Test Circuit 9
Bandwidth –3 dB	24			MHz typ	$R_{\rm L} = 50 \ \Omega, \ C_{\rm L} = 5 \ pF;$
				J	Test Circuit 8
C <sub>s</sub> (OFF)	85			pF typ	f =1 MHz
C <sub>D</sub> (OFF)	98			pF typ	f =1 MHz
$C_{\rm D}, C_{\rm S} ({\rm ON})$	230			pF typ	f =1 MHz
POWER REQUIREMENTS					$V_{DD} = 3.6 V$ Digital Inputs = 0 V or 3.6 V
I <sub>DD</sub>	0.001			μA typ	
TDD	0.001	1.0	2.0	μA typ μA max	
		1.0	2.0		

NOTES

<sup>1</sup>Temperature range: Automotive range:  $-40^{\circ}$ C to  $+125^{\circ}$ C. <sup>2</sup>On resistance parameters tested with I<sub>s</sub> = 10 mA.

<sup>3</sup>Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

#### ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

$(T_A = 25^{\circ}C, \text{ unless otherwise noted.})$
$V_{DD}$ to GND
Analog Inputs <sup>2</sup> $0.3$ V to V <sub>DD</sub> + $0.3$ V or
30 mA, Whichever Occurs First
Digital Inputs <sup>2</sup> $-0.3$ V to V <sub>DD</sub> + 0.3 V or
30 mA, Whichever Occurs First
Peak Current, S or D 400 mA
(Pulsed at 1 ms, 10% Duty Cycle max)
Continuous Current, S or D 200 mA
Operating Temperature Range
Automotive $-40^{\circ}$ C to $+125^{\circ}$ C
Storage Temperature Range
Junction Temperature (T <sub>i</sub> max) 150°C
Package Power Dissipation $(T_j \max - T_A)/\theta_{JA}$
8-Lead MSOP Package
$\theta_{JA}$ Thermal Impedance

$\theta_{IC}$ Thermal Impedance
Lead Temperature, Soldering (10 sec) 300°C
IR Reflow, Peak Temperature (<20 sec) 235°C

NOTES

<sup>1</sup> Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one absolute maximum rating may be applied at any one time.

<sup>2</sup> Overvoltages at IN, S, or D will be clamped by internal diodes. Current should be limited to the maximum ratings given.

#### Table I. Truth Table for the ADG821/ADG822

#### Table II. Truth Table for the ADG823

ADG821 INx	ADG822 INx	Switch x Condition	IN1	IN2	Switch S1	Switch S2
0	1	OFF	0	0	OFF	ON
1	0	ON	0	1	OFF	OFF
	I	I	- 1	0	ON	ON
			1	1	ON	OFF

#### **ORDERING GUIDE**

Model Option	Temperature Range	Brand <sup>*</sup>	Package Description	Package
ADG821BRM	-40°C to +125°C	SQB	MSOP (microSmall Outline IC)	RM-8
ADG822BRM	-40°C to +125°C	SRB	MSOP (microSmall Outline IC)	RM-8
ADG823BRM	-40°C to +125°C	SSB	MSOP (microSmall Outline IC)	RM-8

\*Branding on MSOP packages is limited to three characters due to space constraints.

#### CAUTION \_

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADG821/ADG822/ADG823 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.




#### PIN CONFIGURATION 8-Lead MSOP (RM-8)

S1 1 D1 2 IN2 3 GND 4	TOP VIEW (Not to Scale) ADG821/ ADG822/ ADG823	6 D2
GND 4	ADG823	5 S2


#### TERMINOLOGY

V <sub>DD</sub>	Most Positive Power Supply Potential
GND	Ground (0 V) Reference
I <sub>DD</sub>	Positive Supply Current
S	Source Terminal. May be an input or output.
D	Drain Terminal. May be an input or output.
IN	Logic Control Input
R <sub>ON</sub>	Ohmic Resistance between D and S
$\Delta R_{ON}$	On Resistance Match between any Two Channels (i.e., R <sub>ON</sub> max – R <sub>ON</sub> min)
R <sub>FLAT(ON)</sub>	Flatness is defined as the difference between the maximum and minimum value of on resistance as measured over the specified analog signal range.
I <sub>S</sub> (OFF)	Source Leakage Current with the Switch OFF
I <sub>D</sub> (OFF)	Drain Leakage Current with the Switch OFF
$I_D, I_S (ON)$	Channel Leakage Current with the Switch ON
$V_D(V_S)$	Analog Voltage on Terminals D and S
V <sub>INL</sub>	Maximum Input Voltage for Logic "0"
V <sub>INH</sub>	Minimum Input Voltage for Logic "1"
$I_{INL}$ ( $I_{INH}$ )	Input Current of the Digital Input
C <sub>S</sub> (OFF)	OFF Switch Source Capacitance
C <sub>D</sub> (OFF)	OFF Switch Drain Capacitance
$C_D, C_S (ON)$	ON Switch Capacitance
t <sub>ON</sub>	Delay between Applying the Digital Control Input and the Output Switching ON
t <sub>OFF</sub>	Delay between Applying the Digital Control Input and the Output Switching OFF
t <sub>BBM</sub>	OFF time or ON time measured between the 90% points of both switches, when switching from one address state to another.
Charge Injection	It is a measure of the glitch impulse transferred from the digital input to the analog output during switching.
Crosstalk	It is a measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance.
Off Isolation	A Measure of Unwanted Signal Coupling through an OFF Switch
Bandwidth	The Frequency at which the Output Is Attenuated by -3 dBs
On Response	The Frequency Response of the ON Switch
Insertion Loss	The Loss due to the On Resistance of the Switch


## ADG821/ADG822/ADG823—Typical Performance Characteristics




TPC 1. On Resistance vs.  $V_D$  ( $V_S$ )




TPC 2. On Resistance vs.  $V_D$  ( $V_S$ )




TPC 3. On Resistance vs.  $V_D$  ( $V_S$ ) for Different Temperatures




TPC 4. On Resistance vs.  $V_D$  ( $V_S$ ) for Different Temperatures




TPC 7. t<sub>ON</sub>/t<sub>OFF</sub> vs. Temperature




*TPC 5. Leakage Currents vs. Temperature* 




*TPC 6. Charge Injection vs. Source Voltage* 




TPC 8. Off Isolation vs. Frequency




TPC 9. On Response vs. Frequency



TPC 10. Crosstalk vs. Frequency




TPC 11. Logic Threshold Voltage vs. Suppply Voltage





TPC 12. THD

# **Test Circuits**




Test Circuit 1. On Resistance






Test Circuit 2. Off Leakage


Test Circuit 3. On Leakage




#### Test Circuit 4. Switching Times





Test Circuit 5. Break-Before-Make Time Delay, t<sub>BBM</sub> (ADG823 only)




Test Circuit 6. Charge Injection







Test Circuit 8. Bandwidth




CHANNEL-TO-CHANNEL CROSSTALK = 20 LOG  $\frac{V_{OUT}}{V_S}$ 

Test Circuit 9. Channel-to-Channel Crosstalk

#### **OUTLINE DIMENSIONS**

#### 8-Lead MSOP Package [MSOP] (RM-8)

Dimensions shown in millimeters



COMPLIANT TO JEDEC STANDARDS MO-187AA

-11-