N-channel TrenchPLUS standard level FET

Rev. 02 — 10 February 2009

Product data sheet

1. Product profile

1.1 General description

Standard level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology. The devices include TrenchPLUS diodes for ElectroStatic Discharge (ESD) protection and temperature sensing. This product has been designed and qualified to the appropriate AEC standard for use in automotive critical applications.

1.2 Features and benefits

- Allows responsive temperature monitoring due to integrated temperature sensor
- Electrostatically robust due to integrated protection diodes

1.3 Applications

 Electrical Power Assisted Steering (EPAS)

- Low conduction losses due to low on-state resistance
- Q101 compliant
- Suitable for standard level gate drive sources
- Variable Valve Timing for engines

1.4 Quick reference data

Table 1. Quick reference

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{DS}	drain-source voltage	T _j ≥ 25 °C; T _j ≤ 175 °C	-	-	75	V
Static ch	aracteristics					
R _{DSon}	drain-source on-state resistance	$V_{GS} = 10 \text{ V}; I_D = 50 \text{ A};$ $T_j = 25 \text{ °C}; \text{ see } Figure 7;$ see Figure 8	-	8	9	mΩ
$S_{F(TSD)}$	temperature sense diode temperature coefficient	I _F = 250 μA; T _j ≥ -55 °C; T _j ≤ 175 °C	-1.4	-1.54	-1.68	mV/K
V _{F(TSD)}	temperature sense diode forward voltage	I _F = 250 μA; T _j = 25 °C	648	658	668	mV



N-channel TrenchPLUS standard level FET

2. Pinning information

Table 2.	Pinning	information		
Pin	Symbol	Description	Simplified outline	Graphic symbol
1	G	gate		
2	А	anode	mb	
3	D	drain		
4	К	cathode	i i !	(☆ └ 平)
5	S	source		
mb	D	mounting base; connected to		S K
		drain	SOT426 (D2PAK)	mbl317

3. Ordering information

Table 3. Ordering information Type number Package Name Description Version BUK7109-75ATE D2PAK plastic single-ended surface-mounted package (D2PAK); 5 leads (one lead cropped) SOT426

N-channel TrenchPLUS standard level FET

4. Limiting values


Table 4.Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions		Min	Max	Unit
V _{DS}	drain-source voltage	T _j ≥ 25 °C; T _j ≤ 175 °C		-	75	V
V _{DGS}	drain-gate voltage			-	75	V
V _{GS}	gate-source voltage			-20	20	V
I _D	drain current	$T_{mb} = 25 \text{ °C}; V_{GS} = 10 \text{ V}; \text{ see } \frac{\text{Figure 2}}{\text{Figure 3}};$	[1]	-	120	А
			[2]	-	75	А
		T _{mb} = 100 °C; V _{GS} = 10 V; see <u>Figure 2</u>	[2]	-	75	А
I _{DM}	peak drain current	T_{mb} = 25 °C; $t_p \le 10 \ \mu$ s; pulsed; see <u>Figure 3</u>		-	480	А
P _{tot}	total power dissipation	T _{mb} = 25 °C; see <u>Figure 1</u>		-	272	W
I _{GS(CL)}	gate-source clamping	continuous		-	10	mA
	current	pulsed; $t_p = 5 \text{ ms}; \delta = 0.01$		-	50	mA
Visol(FET-TSD)	FET to temperature sense diode isolation voltage			-100	100	V
T _{stg}	storage temperature			-55	175	°C
Tj	junction temperature			-55	175	°C
Source-drai	n diode					
I _S	source current	T _{mb} = 25 °C	[1]	-	120	А
			[2]	-	75	А
I _{SM}	peak source current	$t_p \le 10 \ \mu s$; pulsed; $T_{mb} = 25 \ ^{\circ}C$		-	480	А
Avalanche r	uggedness					
E _{DS(AL)S}	non-repetitive drain-source avalanche energy	$ I_D = 75 \text{ A}; \text{V}_{sup} \leq 75 \text{ V}; \text{R}_{GS} = 50 \Omega; \text{V}_{GS} = 10 \text{ V}; \\ \text{T}_{j(\text{init})} = 25 ^{\circ}\text{C}; \text{ unclamped} $		-	739	mJ
Electrostatio	c discharge					
V _{esd}	electrostatic discharge voltage	HBM; C = 100 pF; R = 1.5 k Ω		-	6	kV

[1] Current is limited by power dissipation chip rating.


[2] Continuous current is limited by package.



N-channel TrenchPLUS standard level FET

5. Thermal characteristics

Table 5.	Thermal characteristics					
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
R _{th(j-a)}	thermal resistance from junction to ambient	minimum footprint; mounted on a printed-circuit board	-	50	-	K/W
R _{th(j-mb)}	thermal resistance from junction to mounting base	see Figure 4	-	-	0.55	K/W





N-channel TrenchPLUS standard level FET


6. Characteristics


Table 6.	Characteristics					
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Static cha	racteristics					
V _{(BR)DSS}	drain-source	$I_D = 0.25 \text{ mA}; V_{GS} = 0 \text{ V}; T_j = 25 \text{ °C}$	75	-	-	V
	breakdown voltage	I_D = 0.25 mA; V_{GS} = 0 V; T_j = -55 °C	70	-	-	V
V _{GS(th)}	gate-source threshold voltage	$I_D = 1 \text{ mA}; V_{DS} = V_{GS}; T_j = 25 \text{ °C};$ see Figure 9	2	3	4	V
		$I_D = 1 \text{ mA}; V_{DS} = V_{GS}; T_j = 175 \text{ °C};$ see Figure 9	1	-	-	V
		$I_D = 1 \text{ mA}; V_{DS} = V_{GS}; T_j = -55 \text{ °C};$ see <u>Figure 9</u>	-	-	4.4	V
I _{DSS}	drain leakage current	$V_{DS} = 75 \text{ V}; V_{GS} = 0 \text{ V}; T_j = 25 ^{\circ}\text{C}$	-	0.1	10	μΑ
		$V_{DS} = 75 \text{ V}; V_{GS} = 0 \text{ V}; T_j = 175 \text{ °C}$	-	-	250	μΑ
V _{(BR)GSS}	gate-source breakdown voltage	I _G = 1 mA; V _{DS} = 0 V; T _j ≥ -55 °C; T _j ≤ 175 °C	20	22	-	V
		I _G = -1 mA; V _{DS} = 0 V; T _j ≥ -55 °C; T _j ≤ 175 °C	20	22	-	V
I _{GSS}	gate leakage current	$V_{DS} = 0 \text{ V}; V_{GS} = 10 \text{ V}; T_j = 25 \text{ °C}$	-	22	1000	nA
		$V_{DS} = 0 \text{ V}; \text{ V}_{GS} = -10 \text{ V}; \text{ T}_{j} = 25 \text{ °C}$	-	22	1000	nA
		$V_{DS} = 0 \text{ V}; \text{ V}_{GS} = 10 \text{ V}; \text{ T}_{j} = 175 \text{ °C}$	-	-	10	μΑ
		$V_{DS} = 0 V; V_{GS} = -10 V; T_j = 175 °C$	-	-	10	μΑ
R _{DSon}	drain-source on-state resistance	V_{GS} = 10 V; I_D = 50 A; T_j = 25 °C; see <u>Figure 7</u> ; see <u>Figure 8</u>	-	8	9	mΩ
		V_{GS} = 10 V; I_D = 50 A; T_j = 175 °C; see <u>Figure 7</u> ; see <u>Figure 8</u>	-	-	19	mΩ
V _{F(TSD)}	temperature sense diode forward voltage	I _F = 250 μA; T _j = 25 °C	648	658	668	mV
S _{F(TSD)}	temperature sense diode temperature coefficient	I _F = 250 μA; T _j ≥ -55 °C; T _j ≤ 175 °C	-1.4	-1.54	-1.68	mV/K
V _{F(TSD)hys}	temperature sense diode forward voltage hysteresis	$I_F > 125 \ \mu\text{A}; I_F < 250 \ \mu\text{A}; T_j = 25 \ ^\circ\text{C}$	25	32	50	mV
Dynamic o	characteristics					
Q _{G(tot)}	total gate charge	$I_D = 25 \text{ A}; V_{DS} = 60 \text{ V}; V_{GS} = 10 \text{ V};$	-	121	-	nC
Q _{GS}	gate-source charge	T _j = 25 °C; see <u>Figure 14</u>	-	20	-	nC
Q _{GD}	gate-drain charge		-	44	-	nC
C _{iss}	input capacitance	$V_{GS} = 0 V; V_{DS} = 25 V; f = 1 MHz;$	-	4700	-	pF
C _{oss}	output capacitance	T _j = 25 °C; see <u>Figure 12</u>	-	800	-	pF
C _{rss}	reverse transfer capacitance		-	455	-	pF

Table 6.	Characteristics continued							
Symbol	Parameter	Conditions	Min	Тур	Max	Unit		
t _{d(on)}	turn-on delay time		-	35	-	ns		
t _r	rise time		-	108	-	ns		
t _{d(off)}	turn-off delay time		-	185	-	ns		
t _f	fall time		-	100	-	ns		
L _D	internal drain inductance	measured from upper edge of drain mounting base to centre of die; T _j = 25 °C	-	2.5	-	nH		
L _S	internal source inductance	measured from source lead to source bond pad; $T_j = 25 \text{ °C}$	-	7.5	-	nH		
Source-d	rain diode							
V _{SD}	source-drain voltage	I _S = 25 A; V _{GS} = 0 V; T _j = 25 °C; see <u>Figure 17</u>	-	0.85	1.2	V		
t _{rr}	reverse recovery time	$I_{S} = 20 \text{ A}; \text{ d}I_{S}/\text{d}t = -100 \text{ A}/\mu\text{s}; \text{ V}_{GS} = -10 \text{ V};$	-	75	-	ns		
Q _r	recovered charge	V _{DS} = 30 V; T _j = 25 °C	-	270	-	nC		









N-channel TrenchPLUS standard level FET

7. Package outline




Fig 18. Package outline SOT426 (D2PAK)

N-channel TrenchPLUS standard level FET

8. Revision history

Table 7. Revision histo	ory			
Document ID	Release date	Data sheet status	Change notice	Supersedes
BUK7109-75ATE_2	20090210	Product data sheet	-	BUK71_7909_75ATE-01
Modifications:		of this data sheet has bee of NXP Semiconductors.	n redesigned to comply w	ith the new identity
	 Legal texts 	have been adapted to the	new company name whe	re appropriate.
	 Type numb 	er BUK7109-75ATE separ	ated from data sheet BUk	(71_7909_75ATE-01.
BUK71_7909_75ATE-01 (9397 750 09878)	20020812	Product data sheet	-	-

9. Legal information

9.1 Data sheet status

Document status [1][2]	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions"

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

9.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

9.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

10. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

9.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

TrenchMOS — is a trademark of NXP B.V.

N-channel TrenchPLUS standard level FET

11. Contents

1	Product profile1
1.1	General description1
1.2	Features and benefits1
1.3	Applications1
1.4	Quick reference data1
2	Pinning information2
3	Ordering information2
4	Limiting values3
5	Thermal characteristics5
6	Characteristics6
7	Package outline12
8	Revision history13
9	Legal information14
9.1	Data sheet status14
9.2	Definitions14
9.3	Disclaimers
9.4	Trademarks14
10	Contact information14

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2009.



For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 10 February 2009 Document identifier: BUK7109-75ATE_2

All rights reserved.