19-0659; Rev 0; 10/06

EVALUATION KIT AVAILABLE



4V to 72V Input LDOs with Boost Preregulator

General Description

The MAX5092A/MAX5092B/MAX5093A/MAX5093B lowquiescent-current, low-dropout (LDO) regulators contain simple boost preregulators operating at a high frequency. The devices seamlessly provide a preset 3.3V (MAX5092A/MAX5093A) or 5V (MAX5092B/MAX5093B) LDO output voltage from an automotive cold-crank through load-dump (3.5V to 80V) input voltage conditions. The MAX5092_/MAX5093_ deliver up to 250mA with excellent load and line regulation. During normal operation, when the battery is healthy, the boost preregulator is completely turned off, reducing quiescent current to 65µA (typ). This makes the devices suitable for always-on power supplies.

The buck-boost operation achieved by this combination of LDO and boost preregulator offers the advantage of using a single off-the-shelf inductor in place of the multiple-winding custom magnetics needed in typical single-ended primary inductor converter (SEPIC) and transformer-based flyback topologies. The high operating frequency of the boost regulator significantly reduces component size. The MAX5092_ integrates a blocking diode to further reduce the external component count. The boost preregulator output voltage is preset to 7V. Both LDO and boost output voltages are programmable using external resistors. The boost preregulator output voltage is adjustable up to 11V (MAX5092_), or up to 12V (MAX5093_). The LDO output voltage is adjustable from 1.5V to 9V (MAX5092) or from 1.5V to 10V (MAX5093_).

The devices feature a shutdown mode with 5μ A (typ) shutdown current, a HOLD input to implement a self-holding circuit, and a power-on-reset output (RESET) with an externally programmable timeout period. Additional features include output overload, short-circuit, and thermal protection.

The MAX5092_/MAX5093_ are available in a thermally enhanced, 16-pin 5mm x 5mm thin QFN package and can dissipate up to 2.7W at $+70^{\circ}$ C on a multilayer PC board.

Applications

Automotive—Body Electronics Automotive—ECU Industrial

Typical Operating Circuit and Selector Guide appear at end of data sheet.

M / X / M

Pin Configuration

PKG


CODE

T1655-3

T1655-3

T1655-3

T1655-3



Wide Operating Input Voltage Range: 3.5V to 72V

- Wide Operating Input Voltage Range: 3.5V to 72V with a 4V Startup Voltage
- LDO Output Regulates to 5V Seamlessly from an Input Voltage of 3.5V to 72V
- Up to 250mA Output Current
- Preset 3.3V, 5V, or Externally Programmable LDO Output Voltage from 1.5V to 9V (MAX5092_) or from 1.5V to 10V (MAX5093_)
- Preset 7V or Externally Programmable Boost Output Voltage Up to 11V (MAX5092_) or Up to 12V (MAX5093_)
- ♦ 65µA Quiescent Current in LDO Mode (VIN ≥8V)
- ♦ 5µA Shutdown Current

PART

MAX5092AATE+*

MAX5092BATE+

MAX5093AATE+*

MAX5093BATE+

**EP = Exposed pad.

+Denotes lead-free package.

- Power-On Reset (RESET) with Programmable Timeout Period
- Output Short-Circuit and Thermal Protection

TEMP RANGE

-40°C to +125°C

-40°C to +125°C

-40°C to +125°C

*Future product—contact factory for availability.

 TQFN Package Capable of Dissipating Up to 2.7W at +70°C

Ordering Information

PACKAGE

16 TQFN-EP**

16 TQFN-EP**

16 TQFN-EP**

PIN-

-40°C to +125°C 16 TQFN-EP**

Maxim Integrated Products 1

For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

ABSOLUTE MAXIMUM RATINGS

IN, EN, LX, BSOUT to SGND	
PGND_BST, PGND_LDO to SGND	0.3V to +0.3V
VL, RESET, OUT, OUT_SENSE to SGND	00.3V to +12V
BSOUT to LX (MAX5092_)	0.3V to +12V
SET, BSFB, CT to SGND	0.3V to +6V
HOLD to SGND	0.3V to (V _{OUT} + 0.3V)
OUT Current (IOUT) Short Circuit to PGN	ND_LDO,
(V _{IN} ≤ 28V)	Continuous

RESET Sinking Current	5mA
Continuous Power Dissipation ($T_A = +70^{\circ}C$)	
16-Pin Thin QFN (derate 33.3mW/°C	
above +70°C)	2666mW (Note 1)
Operating Temperature Range	40°C to +125°C
Maximum Junction Temperature	+150°C
Storage Temperature Range	
Lead Temperature (soldering, 10s)	+300°C

Note 1: As per JEDEC Standard 51 (Multilayer Board).

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{IN} = V_{EN} = 14V, I_{OUT} = 1mA, C_{IN} = 47\mu$ F, C_{BSOUT} = 22 μ F, C_{OUT} = 10 μ F, C_{VL} = 1 μ F, T_A = T_J = -40°C to +125°C, unless otherwise noted. See Figures 4–7 as applicable. Typical specifications are at T_A = +25°C.) (Note 2)

PARAMETER	SYMBOL	co	NDITIONS	MIN	ТҮР	MAX	UNITS
INPUT SUPPLY	·	·					•
Input Voltage Range	VIN	(Note 3)		4		72	V
Internal Input Undervoltage	VUVLOF	V _{IN} falling		3.0	3.2	3.4	v
Lockout	VUVLOR	V _{IN} rising		3.4	3.6	3.8	v
Supply Current (Boost Converter Off)	IQ	LDO mode, I _{OUT} = 100µA	$T_J = -40^{\circ}C \text{ to } + 125^{\circ}C$ (Note 4)		65	85	μA
		LDO mode, IOUT	= 250mA		70	100	
Supply Current (Boost Converter On)	IS	$V_{IN} = 5V$			0.4	1.0	mA
Shutdown Supply Current	ISHDN	$V_{EN} \le +0.4V$	T _J = -40°C to +125°C (Note 4)		6	10	μA
BOOST CONVERTER							
Minimum BSOUT Output Current	IBSOUT	$V_{IN} = 4V$			250		mA
Boost Converter Disable Threshold	V _{BST_DIS}	V _{IN} rising		7.5	8.0	8.5	V
Boost Converter Disable Threshold Hysteresis					0.5		V
BSOUT Output Voltage	VBSOUT	$V_{IN} = 4V, BSFB =$	SGND	6.65	7.00	7.35	V
		MAX5092_			11		V
Maximum BSOUT Output Voltage	VBSOUT(MAX)	MAX5093_			12		
BSFB Regulation Voltage	VBSFB			1.18	1.24	1.30	V
BSFB Input Bias Current	I _{BSFB}					100	nA
Boost Internal Switch On-Resistance	R _{DS(ON)}				0.5	1.2	Ω
Boost Internal Switch Minimum Off-Time	tOFF			0.80	1	1.25	μs

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{IN} = V_{EN} = 14V, I_{OUT} = 1mA, C_{IN} = 47\mu$ F, $C_{BSOUT} = 22\mu$ F, $C_{OUT} = 10\mu$ F, $C_{VL} = 1\mu$ F, $T_A = T_J = -40^{\circ}$ C to $+125^{\circ}$ C, unless otherwise noted. See Figures 4–7 as applicable. Typical specifications are at $T_A = +25^{\circ}$ C.) (Note 2)

PARAMETER	SYMBOL	C	ONDITIONS	MIN	ТҮР	MAX	UNITS
Boost Internal Switch Maximum On-Time	t _{ON-MAX}			1.80	2.25	2.70	μs
Internal Switch Current Limit	ILIM	Measured in stea	dy-state condition	1.5		3.0	A
Boost Turn-On Response Time		Time from V _{BSOU} to switch on-time	T falling below regulation		2	5	μs
Internal Diode Forward Voltage Drop	VF	MAX5092_ only, I	F = 1A		0.95		V
LDO	1						•
Guaranteed Output Current	IOUT	VBSOUT - VOUT =	2V (Note 5)	250			mA
		SET = SGND,	I _{OUT} = 1mA	3.25	3.3	3.35	
Output Valtage		MAX5092A/ MAX5093A	100µA ≤ I _{OUT} ≤ 250mA	3.2	3.3	3.4	
Output Voltage	Vout	SET = SGND,	I _{OUT} = 1mA	4.900	5	5.075	V
		MAX5092B/ MAX5093B	$100\mu A \le I_{OUT} \le 250 m A$	4.85	5	5.10	
Minimum Adjustable Output Voltage	Vadjmin	Boost operation,	V _{IN} = 4V, V _{BSOUT} = 7V		1.5		V
Maximum Adjustable Output	N	Boost operation,	MAX5092_, V _{BSOUT} = 11V		9		
Voltage	Vadjmax	$V_{IN} = 4V$	MAX5093_, V _{BSOUT} = 12V		10		V
Adjustable Output Voltage	V _{ADJ}	LDO operation, V (boost converter of		1.5		10.0	V
Dropout Voltage	ΔV _{DO}	I _{OUT} = 250mA (N	ote 7)		0.9	1.6	V
LDO Startup Response Time		Rising edge of V _E V _{OUT} , R _L = 500Ω	BSOUT to the rising edge of , SET = SGND		200		μs
		$7V \le V_{IN} \le 72V$,	MAX5092A/MAX5093A			0.4	
Line Regulation	ΔV_{OUT} /	$I_{LOAD} = 10 \text{mA}$	MAX5092B/MAX5093B			0.5	mV/V
	ΔV_{IN}	$7V \le V_{IN} \le 28V, I_L$	OAD = 250mA		1.6		
SET Reference Voltage	VSET			1.205	1.235	1.265	V
SET Input Bias Current	ISET				0.5	100	nA
Load Regulation	ΔV _{OUT} / ΔΙ _{OUT}	$I_{OUT} = 1$ mA to 25	0mA		0.2	0.6	mV/mA
Dowor Supply Dejection Datio		f = 100Hz	$I_{OUT} = 10mA, V_{BSOUT(AC)}$ = 500mV _{P-P} , V _{OUT} = 5V		80		
Power-Supply Rejection Ratio	PSRR	f = 1MHz	Iout = 10mA, VBSOUT(AC) = 500mVp-p, Vout = 5V		60		dB
Short-Circuit Current	ISC			255	490		mA



ELECTRICAL CHARACTERISTICS (continued)

 $(V_{IN} = V_{EN} = 14V, I_{OUT} = 1mA, C_{IN} = 47\mu$ F, $C_{BSOUT} = 22\mu$ F, $C_{OUT} = 10\mu$ F, $C_{VL} = 1\mu$ F, $T_A = T_J = -40^{\circ}$ C to +125°C, unless otherwise noted. See Figures 4–7 as applicable. Typical specifications are at $T_A = +25^{\circ}$ C.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
ENABLE, HOLD and RESET						
EN High Input Threshold	ENH		2.4			V
EN Low Input Threshold	ENL				0.4	V
EN Input Bias Current	I _{EN}			0.25	2	μA
HOLD Low Input Threshold	VIL	Regulator on, EN transition from high to low			0.4	V
HOLD Release Voltage	VIH	EN = low	V _{OUT} - 0.4			V
HOLD Pullup Current	HOLD	Internally connected to OUT		4		μΑ
RESET Voltage Threshold	VRESET	% of VOUT, VOUT falling	87	90	92	%
RESET Threshold Hysteresis	V _{RHYST}	% of V _{OUT}		2		%
RESET Output Low Voltage	V _{RL}	I _{SINK} = 1mA			0.4	V
RESET Output High Leakage Current	IRH	V _{RESET} = 5V			1	μA
RESET Output Minimum Timeout Period		C _{CT} not connected		25		μs
EN to RESET Minimum Timeout Delay		C _{CT} not connected		260		μs
Delay Comparator Threshold (Rising)	Vсттн		1.205	1.24	1.265	V
Delay Comparator Threshold Hysteresis	V _{CTTH-HYS}			100		mV
CT Charge Current	ICT-CHG		1.5	2	2.5	μA
CT Discharge Current	ICT-DIS			5		mA

Note 2: Limits at -40°C are guaranteed by design and characterization; not production tested.

Note 3: Guaranteed minimum operating voltage is 3.5V on V_{IN} falling only.

Note 4: Guaranteed by design and not production tested.


Note 5: The continuous maximum output current from the LDO is guaranteed according to the maximum power dissipation imposed by the package thermal constraints.

Note 6: Maximum output adjustable value is conditioned by the maximum adjustable BSOUT Output Voltage Range minus the maximum dropout across the pass transistor.

Note 7: Dropout voltage is defined as (VBSOUT - VOUT) when VOUT is 2% below the value of VOUT for VBSOUT = VOUT + 2V.

Typical Operating Characteristics

 $(V_{IN} = V_{EN} = 14V, C_{IN} = 47\mu\text{F}, C_{BSOUT} = 22\mu\text{F}, C_{OUT} = 10\mu\text{F}, C_{VL} = 1\mu\text{F}, T_A = +25^{\circ}\text{C}, \text{ unless otherwise noted.}) (See Figures 4–7 as the second seco$ applicable.)




MAX5092/MAX5093



M /X / M

Typical Operating Characteristics (continued)

 $(V_{IN} = V_{EN} = 14V, C_{IN} = 47\mu$ F, $C_{BSOUT} = 22\mu$ F, $C_{OUT} = 10\mu$ F, $C_{VL} = 1\mu$ F, $T_A = +25^{\circ}$ C, unless otherwise noted.) (See Figures 4–7 as applicable.)





MAX5092/MAX5093


www.DataSheet4U.com


Typical Operating Characteristics (continued)

 $(V_{IN} = V_{EN} = 14V, C_{IN} = 47\mu$ F, $C_{BSOUT} = 22\mu$ F, $C_{OUT} = 10\mu$ F, $C_{VL} = 1\mu$ F, $T_A = +25^{\circ}$ C, unless otherwise noted.) (See Figures 4–7 as applicable.)












RESET TIMING RESPONSE







Typical Operating Characteristics (continued)


 $(V_{IN} = V_{EN} = 14V, C_{IN} = 47\mu$ F, $C_{BSOUT} = 22\mu$ F, $C_{OUT} = 10\mu$ F, $C_{VL} = 1\mu$ F, $T_A = +25^{\circ}$ C, unless otherwise noted.) (See Figures 4–7 as applicable.)









INTERNAL BOOST DIODE FORWARD DROP (MAX5092)





GROUND CURRENT DISTRIBUTION (162 UNITS TESTED)



MIXIM www.DataSheet4U.com








_Pin Description

PIN	NAME	FUNCTION
1	IN	Input Supply Voltage. Bypass IN to the power ground plane with a 47μ F (low-ESR) aluminum electrolytic capacitor in parallel with a 1μ F ceramic capacitor placed as close to the IC as possible.
2	EN	Enable Input. Drive EN high to turn on the IC. Drive EN low to disable the IC. Connect EN directly to IN for always-on operation.
3	SGND	Signal Ground. Connect SGND to the signal ground plane and the exposed paddle. Connect the power ground and signal ground plane together at the negative terminal of the input capacitor(s).
4	HOLD	Output Hold. When $\overline{\text{HOLD}}$ is forced low, the regulator stores the on-state of the output, allowing the regulator to remain enabled even if EN is pulled low. To shut down the regulator, release $\overline{\text{HOLD}}$ after EN is pulled low. If $\overline{\text{HOLD}}$ is unused, either connect $\overline{\text{HOLD}}$ to OUT or leave unconnected. $\overline{\text{HOLD}}$ is internally connected to OUT through a 4µA pullup current.
5	PGND_LDO	LDO Power Ground. Connect PGND_LDO to the power ground plane. Connect the PGND_LDO ground and signal ground plane together.
6	SET	Feedback Input for the LDO. Connect SET directly to SGND to set the output voltage of the LDO to the preset voltage of 3.3V (MAX5092A/MAX5093A) or 5V (MAX5092B/MAX5093B). Connect SET to the center tap of a resistor-divider connected between the LDO output and SGND to set the output voltage. V _{SET} regulates to 1.24V when using an adjustable output.
7	OUT_SENSE	LDO Regulator Output Sense. Connect OUT_SENSE to OUT at the output capacitor near the load.
8	OUT	LDO Regulator Output. Bypass OUT to the power ground plane with a 10µF ceramic capacitor. V _{OUT} regulates to a preset voltage of 3.3V (MAX5092A/MAX5093A) or 5V (MAX5092B/MAX5093B), or is adjustable from 1.5V to 9V (MAX5902_) or 1.5V to 10V (MAX5093_).
9	BSOUT	Boost Regulator Output Voltage. Bypass BSOUT to the PGND_BST ground plane with a 22µF (low-ESR) aluminum electrolytic capacitor in parallel with a 1µF ceramic capacitor placed as close to the IC as possible. Connect BSFB directly to SGND to regulate the BOOST output to a fixed voltage of 7V for V _{IN} \leq 7V. V _{BSOUT} follows V _{IN} for V _{IN} > 7V. V _{BSOUT} is programmable up to 11V (MAX5092_) or 12V (MAX5093_) by connecting BSFB to the center tap of an external resistor-divider connected between the BOOST output and PGND_BST.
10, 11	LX	Inductor Connection to the Drain of the Internal Power MOSFET. Connect LX to the switched side of the inductor. Connect pins 10 and 11 together as close to the device as possible. For the MAX5093, also connect LX to the anode of the external Schottky diode.
12	PGND_BST	Boost Regulator Power Ground. Connect PGND_BST to the power ground plane. Connect the PGND_BST ground plane and the signal ground plane together at the negative terminal of the input capacitor(s).
13	BSFB	Feedback Input for the Boost Regulator. Connect BSFB directly to SGND to set the boost regulator output voltage to 7V. Connect BSFB to the center tap of an external resistor-divider connected between BSOUT and SGND to set the output voltage. V _{BSFB} regulates to 1.24V when using an adjustable output.
14	VL	Internal Regulator Output for IC Supply. Bypass VL to SGND with a 1 μ F/6.3V ceramic capacitor placed as close to the IC as possible. V _{VL} regulates to 5.5V with V _{BSOUT} \geq 5.5V.
15	СТ	RESET Timeout Programming Input. Connect a capacitor from CT to SGND to set the RESET timeout period. See the CT Capacitor Selection section.
16	RESET	RESET Output. RESET is an open-drain output that goes high impedance when V _{OUT} exceeds 92% of the output voltage threshold after a programmed time delay. RESET pulls low immediately once V _{OUT} drops below 90% of the regulated LDO output voltage.
_	EP	Exposed Paddle. Connect to the signal ground plane (SGND). Connect to a large-signal ground plane for increased thermal performance.




Functional Diagrams

Figure 1. MAX5092_ Functional Diagram

WWW.DataSneet40.com

10



_Functional Diagrams (continued)

Figure 2. MAX5093_ Functional Diagram



MAX5092/MAX5093

Detailed Description

The MAX5092A/MAX5092B/MAX5093A/MAX5093B include a step-up, switch-mode DC-DC converter and a linear regulator to provide step-up/-down voltage conversion over a wide range of input voltages. This combination of an LDO and a boost converter offers the advantage of using a single off-the-shelf inductor in place of the multiple-winding custom magnetics needed in typical SEPIC or transformer-based flyback topologies. The boost preregulator is completely turned off during normal automotive operation (V_{IN} = 14V), reduces quiescent current to 65μ A (typ), and makes the devices suitable for always-on power supplies.

The devices have an internal UVLO threshold of 3.8V (max, V_{IN} rising) that must be exceeded before the device is enabled. When V_{IN} is above V_{UVLO}, the internal boost converter starts switching and regulates V_{BSOUT} to the programmed boost output voltage. The low quiescent-current LDO steps down V_{BSOUT} to the programmed LDO output voltage. The boost output is preset to 7V, and the LDO output is preset to 3.3V (MAX5092A/MAX5093A) or 5V (MAX5092B/MAX5093B). Both output voltages can be adjusted by using external resistor-dividers.

If V_{IN} rises above 8V (typ), the boost converter is disabled, forcing V_{BSOUT} to follow V_{IN}. If V_{IN} falls below 7.5V (typ), the boost converter starts switching and regulates V_{BSOUT} to 7V if BSFB is directly connected to SGND. The boost converter regulates V_{BSOUT} for V_{IN} down to 3.5V, providing uninterrupted operation during low cold-crank voltages even if the programmed LDO output voltage is greater than V_{IN} (but less than 9V). The boost converter turn-on response time is less than 10µs, making cold-crank input glitches transparent to the system even at full load.

The boost-converter output is followed by a high PSRR, low-quiescent-current LDO. The LDO rejects the switching noise present at BSOUT and provides a clean, regulated output voltage. The linear regulator uses an internal p-channel MOSFET pass element. Additional features include a power-on-reset function with an externally adjustable timeout, an enable (EN) input, and a hold (HOLD) regulator control input.

Boost Converter

The switch-mode converter uses a minimum off-time, maximum on-time pulse frequency modulation (PFM) control scheme. The internal MOSFET turns on whenever VBSOUT falls below the regulation point determined by VBSFB (see the *Setting the Boost Output Voltage (VBSOUT)* section). The MOSFET turns off when the inductor current reaches the peak current limit (2.5A typ) or after 2.25 μ s maximum on-time, whichever occurs first. The MOSFET is held off for at least 1 μ s after the turn-on phase. A new switching cycle initiates once VBSOUT falls below the threshold. In this control scheme, switching frequency and output ripple are functions of load current and input voltage. No frequency compensation is needed in the PFM control scheme.

The output of the boost converter is preset to 7V and is adjustable by using external resistors. See the *Setting the Boost Output Voltage VBSOUT* section. Due to the integrated blocking diode in the MAX5092_, VBSOUT is limited to 11V. Use the MAX5093_ for higher boost output voltages (or to reduce the power dissipation in to the package). The MAX5093_ requires an external diode for the boost converter. Select the external diode according to the *Schottky Diode Selection (MAX5093_)* section.

Linear Regulator

The MAX5092_/MAX5093_ contain an internal p-channel MOSFET used as the pass transistor for the LDO. The output of the boost regulator is connected to the source of the p-MOSFET. The LDO starts up 200µs after the boost regulator starts up. The LDO supplies up to 250mA with a typical dropout voltage of 0.9V. The maximum LDO output current is determined by the package power-dissipation limit as well as the internal current limit. The LDO is designed to be a low-quiescent-current type. During normal operation when the battery voltage is > 9V, the MAX5092_/MAX5093_ consume only 75µA (max) at +85°C and 100µA load.

The output voltage of the LDO is set using the SET input. Connect SET to SGND to use the factory-preset output voltage. Connect SET to the center of an external resistor-divider connected from OUT to SGND to program a different output voltage. See the *Setting the LDO Output Voltage (VOUT)* section.

MAX5092/MAX5093

4V to 72V Input LDOs with Boost Preregulator

Internal Regulator (VL)

An internal regulator (VL) is used to supply all internal

low-voltage blocks. Bypass VL to SGND with a 1µF

ceramic capacitor placed as close to the IC as possi-

ble. VyL regulates to 5.5V when VBSOUT is above 5.5V.

Vy tracks the voltage at BSOUT when VBSOUT is

The MAX5092 /MAX5093 contain an open-drain output

(RESET) that indicates when the LDO output (V_{OUT}) is

out of regulation. If the output of the LDO falls below 90%

of the nominal output voltage, RESET pulls low after a

short delay. Once the output rises above 92% of the

nominal output voltage, RESET goes high impedance

after the programmed reset timeout period. Connect a

100k Ω pullup resistor from OUT to RESET. See the CT

Capacitor Selection section for details on setting the

Power-On-Reset Output (RESET)

below 5.5V.

RESET timeout period.

Enable and Hold Inputs

The MAX5092_/MAX5093_ utilize two logic inputs, EN (active-high) and HOLD (active low), to implement a self-holding circuit with no additional components. For example, an automotive ignition switch drives EN high and the regulator turns on. If HOLD is then driven low, the regulator remains on even if EN goes low. As long as HOLD is forced low and remains low after initial regulator power-up, the regulator remains on. From this state, release HOLD (an internal current source connects HOLD to OUT), or connect HOLD to OUT to turn the regulator off. Drive EN low and HOLD high to place the IC into shutdown mode. Shutdown mode reduces supply current to 5µA. Figure 3 shows the timing diagram for the enable and hold functions. Table 1 shows the state of the regulator output with respect to the voltage level at EN and HOLD with reference to Figure 3. Connect HOLD to OUT or leave unconnected to disable the hold feature and use EN as a standard on/off control input.




Figure 3. Enable and Hold Timing Diagram


Table 1. Truth Table for Enable and Hold Timing Diagram

ORDER	EN	HOLD	OUT	COMMENTS
1	Low	Х	Off	Initial State. EN has a 500nA pulldown to GND. HOLD has an internal current source to OUT. HOLD follows OUT.
2	High	Released	On	Regulator output is active when EN is pulled high. HOLD is in release state, and it follows OUT.
3	Low	Released	Off	HOLD is in release state. OUT follows EN.
4	High	Low	On	HOLD is pulled low externally after OUT turns on. The regulator output is forced on regardless of the state of EN. A self-holding state.
5	Low	Released	Off	HOLD is released after EN is pulled low. Output turns off.
5	High	Х	On	Regulator enabled. Normal turn-on behavior. Regulator follows EN and HOLD follows OUT.




13 www.DataSheet4U.com











_Applications Information (continued)

Figure 5. MAX5093A Typical Application Circuit with Factory Preprogrammed Boost and LDO Output Voltages





Figure 6. MAX5092A Typical Application Circuit with User-Programmed LDO and Boost Output Voltages





_Applications Information (continued)

Figure 7. MAX5093A Typical Application Circuit with User-Programmable Boost Output Voltage and LDO Output Voltage

MAX5092/MAX5093

Design Guidelines

Input Capacitor (CIN) and Boost Capacitor (CBSOUT) Selection

The input current waveform of the boost converter is continuous, and usually does not demand high capacitance at its input. However, the MAX5092 /MAX5093 boost converter is designed to fully turn on as soon as the input drops below a certain voltage in order to ride out cold-crank droops. This operation demands low input source impedance for proper operation. If the source (battery) is located far from the IC, high-capacity, low-ESR capacitors are recommended for CIN. The worst-case peak capacitor current could be as high as 3A. Use a 47μ F, 100m Ω low-ESR capacitor placed as close as possible to the input of the device. Note that the aluminum electrolytic capacitor ESR increases significantly at cold temperatures. In the cold temperature case, choose an electrolyte capacitor with ESR lower than $40m\Omega$ or connect a low-ESR ceramic capacitor $(10\mu F)$ in parallel with the electrolytic capacitor.

The boost converter output (BSOUT) is fed to the input of the internal 250mA LDO. The boost-converter output current waveform is discontinuous and requires highcapacity, low-ESR capacitors at BSOUT to ensure low VBSOUT ripple. During the on-time of the internal MOSFET, the BSOUT capacitor supplies 250mA current to the LDO input. During the off-time, the inductor dumps current into the output capacitor while supplying the output load current. The internal 250mA LDO is designed with high PSRR; however, high-frequency spikes may not be rejected by the LDO. Thus, high-value, low-ESR electrolytic capacitors are recommended for CBSOUT. Peak-to-peak VBSOUT ripple depends on the ESR of the electrolyte capacitor. Use the following equation to calculate the required ESR (ESRBSOUT) of the BSOUT capacitor:

$$\text{ESR}_{\text{BSOUT}} = \frac{\Delta V_{\text{ESRBS}}}{I_{\text{LIM}} - I_{\text{OUT}}}$$

where ΔV_{ESRBS} is 75% of total peak-to-peak ripple at BSOUT, I_{LIM} is the internal switch current limit (3A max), and I_{OUT} is the LDO output current. Use a 100m Ω or lower ESR electrolytic capacitor. Make sure the ESR at cold temperatures does not cause excessive ripple voltage. Alternately, use a 10µF ceramic capacitor in parallel with the electrolyte capacitor.

During the switch on-time, the BSOUT capacitor discharges while supplying I_{OUT}. The ripple caused by the capacitor discharge (ΔV_{CBS}) is estimated by using the following equation:

$$\Delta V_{\text{CBS}} = \frac{I_{\text{OUT}} \times 2.7 \times 10^{-6}}{C_{\text{BSOUT}}}$$

where I_{OUT} is the LDO output current and C_{BSOUT} is the BSOUT capacitance.

Inductor Selection

The control scheme of the MAX5092/MAX5093 permits flexibility in choosing an inductor value. Smaller inductance values typically offer smaller physical size for a given series resistance, allowing the smallest overall circuit dimensions. Circuits using larger inductance may provide higher efficiency and exhibit less ripple, but also may reduce the maximum output current. This occurs when the inductance is sufficiently large to prevent the LX current limit (I_{LIM}) from being reached before the maximum on-time (t_{ON-MAX}) expires.

For maximum output current, choose the inductor value so that the controller reaches the current limit before the maximum on-time is reached:

$$L \le \frac{V_{\rm IN} \times t_{\rm ON-MAX}}{I_{\rm LIM}}$$

where t_{ON-MAX} is typically 2.25 μ s, and the current limit (I_{LIM}) is a maximum of 3A (see the *Electrical Characteristics*). Choose an inductor with the maximum saturation current (I_{SAT}) greater than 3A.



Setting the Boost Output Voltage (VBSOUT)

The MAX5092_/MAX5093_ feature Dual Mode™ operation for the internal boost converter output voltage. These devices operate in a preset output-voltage mode or an adjustable output-voltage mode. In preset mode. internal trimmed feedback resistors set VBSOUT to a fixed 7V. Select the preset mode by directly connecting BSFB to SGND (Figures 4 and 5). Ensure a low-impedance path between BSFB and SGND to limit the transient at BSFB to below 100mV. In adjustable mode, connect BSFB to the center tap of an external resistordivider connected between BSOUT and SGND to program V_{BSOUT} (Figures 6 and 7). Note that the current drawn by the resistor-divider at BSOUT adds to the guiescent current and the shutdown current of the IC. Use the resistor-divider only if VBSOUT is required to be significantly different than 7V. Select $499k\Omega$ or lower resistance value for the bottom resistor (R2) of the divider connected to SGND. The top resistor (R1) value is calculated as:

$$R1 = R2 \times \left(\frac{V_{BSOUT}}{V_{BSFB}} - 1\right)$$

where V_{BSFB} is the regulation voltage at BSFB (1.24V typ) and V_{BSOUT} is the desired output voltage for BSOUT.

Setting the LDO Output Voltage (VOUT) The LDO output voltage is also Dual Mode (preset and adjustable). Preset mode is selected by connecting SET to SGND (Figures 4 and 5). In preset mode, VOUT regulates to 3.3V (MAX5092A/MAX5093A) or 5V (MAX5092B/MAX5093B) by internal trimmed feedback resistors. Adjustable mode is selected by connecting SET to the center tap of an external resistor-divider connected between OUT and SGND (Figures 6 and 7). Note that the current drawn by the resistor-divider at OUT adds to the guiescent current of the LDO. Use the resistor-divider only if VOUT is required to be significantly different than the preset voltage. Select $100k\Omega$ or lower value for the bottom resistor (R5) of the divider connected to SGND. The top resistor (R4) value is calculated as:

$$R4 = R5 \times \left(\frac{V_{OUT}}{V_{SET}} - 1\right)$$

where V_{SET} is the regulation voltage at SET (1.24V typ) and V_{OUT} is the desired output voltage for the LDO output.

Schottky Diode Selection (MAX5093_)

The MAX5093_ requires an external diode connected between LX and BSOUT (Figures 5 and 7). Proper selection of an external diode can offer a lower forwardvoltage drop and a higher reverse-voltage handling capability. Since the high switching frequency of the IC demands a high-speed rectifier, Schottky diodes are recommended for most applications because of their fast recovery time and low forward-voltage drop. Ensure that the diode's peak current rating is greater than or equal to the peak current limit of internal boost converter MOSFET. A diode average forward current rating of at least 1A is recommended. Additionally, the diode reverse breakdown voltage must be greater than the worst-case load-dump-condition voltage.

CT Capacitor Selection

The MAX5092_/MAX5093_ contain an open-drain power-on-reset output (RESET) that indicates when the LDO output voltage (V_{OUT}) is out of regulation. When V_{OUT} rises above 92% of the nominal output voltage, RESET goes high impedance after a user-programmable time delay. This time duration is programmable by a capacitor (C_{CT}) from CT to SGND (Figures 4–7). For a chosen RESET active timeout period (t_{DELAY}), calculate the required capacitor value as:

$$C_{\text{CT}} = \frac{2 \times 10^{-6} \times t_{\text{DELAY}}}{1.24}$$

When V_{OUT} drops below 90% of the LDO output regulation voltage, a 5mA pulldown current from CT to SGND discharges C_{CT}. The time required to discharge CT determines the delay necessary to pull RESET low. This delay provides glitch immunity to the RESET function. The glitch immunity delay is directly proportional to the CT capacitor and is approximately 70µs for a 0.1µF capacitor at CT.

Dual Mode is a trademark of Maxim Integrated Products, Inc.




Figure 8. MAX5092/MAX5093 Package Power Dissipation

Maximum Output Current (IOUT_MAX)

The MAX5092_/MAX5093_ high input voltage (+72V max) provides up to 250mA of current from OUT. Package power-dissipation limits the amount of output current available for a given input/output voltage and ambient temperature. Figure 8 depicts the maximum power-dissipation curve for the devices. The graph assumes that the exposed metal pad of the IC package is soldered to the PC board copper according to the JEDEC 51 standard (multilayer board). Use Figure 8 to determine the allowable package dissipation for a given ambient temperature. Alternately, use the following formula to calculate the allowable package dissipation (PDISS) in watts:

For $T_A \le +70^{\circ}C$:

$$P_{DISS} = 2.67$$

For $+70^{\circ}C < T_A \le +125^{\circ}C$:

$$P_{DISS} = 2.67 - (0.0333 \times (T_A - 70))$$

where +70°C < $T_A \le$ +125°C and 0.0333W/°C is the package thermal derating. After determining the allowable package dissipation, calculate the maximum output current (I_{OUT_MAX}) using the following formula:

$$I_{OUT}MAX = \frac{P_{DISS} - P_{LOSS}(BST)}{V_{IN} - V_{OUT}}$$

where P_{DISS} is the allowable package power dissipation and $P_{LOSS(BST)}$ is the boost converter power loss.

P_{DISS} includes the losses in the boost converter operation and the LDO itself. The boost converter loss P_{LOSS(BST)}, depends on V_{IN}, V_{BSOUT}, and I_{OUT}. See the Boost Converter Power Loss graphs in the *Typical Operating Characteristics* to estimate the losses at a given V_{IN} and V_{BSOUT} at room temperature. At a higher ambient temperature of +105°C, P_{LOSS(BST)} increases by up to 20% due to higher R_{DS-ON} and switching losses of the internal boost converter MOSFET. (Note: I_{OUT_MAX} must be less than 250mA).


PC Board Layout Guidelines

Good PC board (PCB) layout and routing are required in high-frequency switching power supplies to achieve proper regulation and stability. It is strongly recommended that the evaluation kit PCB layouts be followed as closely as possible. Refer to the MAX5092 EV kit for an example layout. Follow these guidelines for good PCB layout:

- For SGND, use a large copper plane under the IC and solder it to the exposed paddle. To effectively use this copper area as a heat exchanger between the PCB and ambient, expose this copper area on the top and bottom side of the PCB. Do not make a direct connection from the EP copper plane to pin 3 (SGND) underneath the IC so as to minimize ground bounce.
- 2) Isolate the power components and high-current path from the sensitive analog circuit.
- Keep the high-current paths short, especially at the ground terminals. This practice is essential for stable, jitter-free operation.
- 4) Connect the return terminals of input capacitors and boost output capacitors to the PGND_BST power ground plane. Connect the power ground (PGND_BST) and signal ground (SGND) planes together at the negative terminal of the input capacitors. Do not connect them anywhere else. Connect PGND_LDO ground plane to SGND ground plane at a single point.
- 5) Ensure that the feedback connections are short and direct. Ensure a low-impedance path between BSFB and SGND to limit the transient at BSFB to 100mV.
- 6) Route high-speed switching nodes away from the sensitive analog areas. Use the internal PCB layer for SGND as an EMI shield to keep radiated noise away from the IC, feedback dividers, and bypass capacitors.



_Typical Operating Circuit



Selector Guide

PART	PRESET LDO OUTPUT (V)	ADJUSTABLE LDO OUTPUT	PRESET BSOUT OUTPUT (V)	ADJUSTABLE BSOUT OUTPUT	BOOST DIODE
MAX5092AATE+	3.3	Yes	7	Yes	Internal
MAX5092BATE+	5	Yes	7	Yes	Internal
MAX5093AATE+	3.3	Yes	7	Yes	External
MAX5093BATE+	5	Yes	7	Yes	External


Chip Information

PROCESS: BICMOS

MAX5092/MAX5093

Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <u>www.maxim-ic.com/packages</u>.)



Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to **www.maxim-ic.com/packages**.)

			CC	MMO	1 DI	MENS	IONS	;								Γ		EX	POSE) VAR		٧S		
PKG.	1	6L 5x	5	20	. 5x	5	28	3L 5x	(5	3	2L 5	x5	4	40L 5x	(5	Ŀ	PKG.		D2			E2		-	
SYMBOL	MN.	NOM.	MAX.	MIN. N	OM.	MAX.	MIN. I	NOM.	MAX.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.		CODES	MIN.	NOM.	MAX.	MIN.		1. MAX	×	
А	0.70	0.75	0.80	0.70 0	.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	H	T1655-2	3.00	3.10	3.20	3.00	3.10		_	
A1	0	0.02	0.05	0 0	.02	0.05	0	0.02	0.05	0	0.02	0.05	0	0.02	0.05		T1655-3	3.00	3.10	3.20					
A2	0.	20 RE	F.	0.20	RE	=.	0.2	20 RE	F.	0.2	20 RE	EF.	0	20 RE	F.		T1655N-1	3.00	3.10	3.20			_		
b														0.20		5	T2055-3	3.00	3.10	3.20	3.00	3.10	-		
D														5.00		-	T2055-4	3.00	3.10	3.20			_	_	
E														5.00			T2055-5	3.15	3.25		3.15			-	
е		.80 B			5 BS	-	-	50 BS			.50 B			.40 BS			T2855-3	3.15	3.25		3.15				
k	0.25	-			-	_	0.25	-		0.25	-	-	0.25		-		T2855-3	2.60	2.70		2.60			· ·	
L	0.30		0.50			0.65).45	_	0.65	0.30		0.50	0.30	0.40	0.50		T2855-5	2.60			2.60		_		
N ND	<u> </u>	16 4			20 5			28 7			32 8			40			T2855-6	3.15	3.25	3.35				_	
NE		4	_		5 5	-+		7			8			10			T2855-7	2.60	2.70	2.80		-			
JEDEC	<u> </u>	WHHE	3		нс	-	W	, /HHD)-1	W)-2					T2855-8	3.15	3.25		3.15	-	-	_	
ULD LO																_ H-	T2855N-1	3.15			3.15	_		<u> </u>	
																	T3255-3	3.00	3.10		3.00		_	_	
OTES																	T3255-4	3.00	3.10	3.20	3.00	3.10		-	
OTES:	ENSI	ONING	6 & TO	FRAN	CINC		FOR	м то	ASME	= Y14	5M-1	994				E		3.00 3.00			3.00 3.00	3.10 3.10	3.20	0	
1. DIM																	T3255-4			3.20		3.10	3.2	0 0	
1. DIM 2. ALL	DIME	NSIO	NS AR	E IN M	LLIN	IETEF	S. AN										T3255-4 T3255-5	3.00	3.10	3.20 3.20	3.00	3.10 3.10	3.20 3.20 3.20	0000	
1. DIM 2. ALL 3. N IS	DIME THE	NSIO TOTA	NS AR L NUM	E IN M BER C	LL I M F TE	IETEF RMIN	S. AN ALS.	IGLE	S ARE	IN D	EGRE	EES.	TION	SUVI			T3255-4 T3255-5 T3255N-1	3.00 3.00 3.40	3.10 3.10 3.50	3.20 3.20 3.60	3.00 3.00	3.10 3.10 3.50	3.20 3.20 3.20	0 0 0	
1. DIM 2. ALL 3. N IS A THE COL OP	DIME THE TERINFOR	NSIO TOTA MINAL M TO L, BU	NS AR L NUW . #1 ID JESD ! T MUS	E IN M BER C ENTIFI 95-1 SF T BE L	LLIN F TE ER A PP-0 ⁻ DCA	IETEF RMIN ND TI I2. DI TED V	S. AN ALS. ERMIN ETAIL /ITHII	IGLE NAL N S OF N THI	S ARE NUMB TERM E ZON	ERINO IINAL IE IND	G COI 41 IE DICAT	EES. NVEN DENTI	FIER				T3255-4 T3255-5 T3255N-1 T4055-1	3.00 3.00 3.40 3.40	3.10 3.10 3.50 3.50	3.20 3.20 3.60 3.60	3.00 3.00 3.40	3.10 3.10 3.50 3.50	3.20 3.20 3.20 3.60 3.60	000000000000000000000000000000000000000	
1. DIM 2. ALL 3. N IS A THE COL OP IDE	DIME THE TERINFOR TIONA	INSIO TOTA MINAL M TO L, BU ER MA	NS AR L NUM . #1 ID JESD : T MUS NY BE I	E IN M BER C ENTIFI 95-1 SF T BE L EITHEF S TO I	LLIN F TE PP-0 DCA CA N	IETEF RMIN ND TI 12. DI 12. DI TED V IOLD	S. AN ALS. ERMIN TAIL VITHII DR M. ED TE	IGLE S OF N THI ARKE	S ARE NUMB TERN E ZON ED FE	ERINO ERINO MINAL IE IND ATUR	G COI . #1 IE DICAT RE.	EES. NVEN DENTI TED. T	FIER HE T	ARE ERM I N	IAL #1		T3255-4 T3255-5 T3255N-1 T4055-1	3.00 3.00 3.40 3.40	3.10 3.10 3.50 3.50	3.20 3.20 3.60 3.60	3.00 3.00 3.40 3.40	3.10 3.10 3.50 3.50	3.20 3.20 3.20 3.60 3.60	000000000000000000000000000000000000000	
1. DIM 2. ALL 3. N IS A THE COL OP IDE	DIME THE TERI NFOR FIONA NTIFIE ENSIG	INSIO TOTA MINAL M TO L, BU ER MA ON 6 / AND 0	NS AR L NUM JESD 9 T MUS V BE 1 APPLIE .30 mr	E IN M BER C ENTIFI 95-1 SF T BE L EITHEF S TO P 1 FROP	LLIN F TE PP-0 DCA A M IETA	IETEF RMIN ND TI I2. DI TED V IOLD ALLIZE RMIN	S. AN ALS. ERMIN TAIL /ITHII OR M. ED TE	NAL N S OF N THI ARKE	S ARE NUMB TERM E ZON ED FE NAL AI	ERINO ERINO MINAL IE IND ATUR	G COI . #1 IE DICAT RE. MEA:	EES. NVEN DENTI FED. T SURE	FIER HE T D BE	ARE ERM I N TWEEI	IAL #1 N		T3255-4 T3255-5 T3255N-1 T4055-1 T4055-2	3.00 3.00 3.40 3.40	3.10 3.10 3.50 3.50	3.20 3.20 3.60 3.60	3.00 3.00 3.40 3.40	3.10 3.10 3.50 3.50	3.20 3.20 3.20 3.60 3.60	000000000000000000000000000000000000000	
1. DIM 2. ALL 3. N IS COL OP IDE 0.23	DIME THE TERI FOR NFOR NTIFIE ENSIG	INSIO TOTA MINAL M TO L, BU ER MA ON b A AND 0	NS AR L NUM JESD T MUS Y BE I APPLIE .30 mr FER T	E IN M BER C ENTIFI 95-1 SF T BE L EITHEF S TO P T FROP D THE	LLIN F TE PP-0 DCA A N META 1 TE NUN	IETEF RMIN ND TI I2. DI TED V IOLD ALLIZE RMIN IBER	S. AN ALS. ERMIN TAIL /ITHII OR M. D TE AL TIF OF TE	NAL N S OF N THI ARKE RMIN 2. ERMII	S ARE NUMB TERN E ZON ED FE NAL AI NALS	E IN D ERING MINAL IE INE ATUR ND IS ON E	G COI . #1 IE DICAT RE. MEA:	EES. NVEN DENTI FED. T SURE	FIER HE T D BE	ARE ERM I N TWEEI	IAL #1 N		T3255-4 T3255-5 T3255N-1 T4055-1 T4055-2	3.00 3.00 3.40 3.40	3.10 3.10 3.50 3.50	3.20 3.20 3.60 3.60	3.00 3.00 3.40 3.40	3.10 3.10 3.50 3.50	3.20 3.20 3.20 3.60 3.60	000000000000000000000000000000000000000	
1. DIM 2. ALL 3. N IS COL OP IDE M 0.29 7. DEI	DIME THE TER TONA TIONA TIONA TIONA TIONA TIONA TIONA TIONA TIONA TIONA TIONA TIONA	INSIO TOTA MINAL M TO L, BU ER MA ON 6 AND 0 NE RE ATIO	NS AR L NUW JESD T MUS T MUS N BE I APPLIE .30 mr FER T N IS P	E IN M BER C ENTIFI 95-1 SF T BE L EITHEF S TO P FROP O THE DSSIBI	LLIN F TE PP-0 DCA A N AETA A TE NUN	IETER RMIN I.ND TI I2. DI TED V IOLD ALLIZE RMIN IBER I A SY	S. AN ALS. ERMIN TAIL VITHIN OR M. OR TE AL TIF OF TE	NAL N S OF N THI ARKE RMIN 2. ERMII	S ARE NUMB TERM E ZON ED FE JAL AI NALS AL FA	ERINO MINAL IE INE ATUR ND IS ON E	G COI . #1 IE DICAT RE. MEA: ACH I	EES. NVEN DENTI TED. T SURE D ANE	FIER HE T D BE	ARE ERMIN TWEEI DE RE	IAL #1 N ESPECTI		T3255-4 T3255-5 T3255N-1 T4055-1 T4055-2	3.00 3.00 3.40 3.40	3.10 3.10 3.50 3.50	3.20 3.20 3.60 3.60	3.00 3.00 3.40 3.40	3.10 3.10 3.50 3.50	3.20 3.20 3.20 3.60 3.60	000000000000000000000000000000000000000	
1. DIM 2. ALL 3. N IS 3. N IS COI OP IDE M 0.24 0.	DIME THE TERI NFOR IONA NTIFIE ENSIO MODI OPUI	INSIO TOTA MINAL M TO L, BU ER MA ON 6 A AND 0 NE RE AND 0 NE RE ATIO ARITY G CON	NS AR L NUM JESD T MUS Y BE I APPLIE .30 mn FER T N IS P APPLI	E IN M BER C ENTIFI 05-1 SF T BE L EITHEF S TO P T FROM D THE D SSIB ES TO S TO S	LLIN F TE PP-0 CCA CCA MET/ MET/ MET/ NUN E IN THE	IETER RMIN I2. DI TED V IOLD RMIN IBER I A SY EXPO	S. AN ALS. ERMIN TAIL VITHII OR M. ED TE AL TIF OF TE MME ⁻ OSED	NAL N S OF N THI ARKE RMIN C ERMII TRIC	S ARE TERME ZON ED FE VAL AI NALS AL FA	ERING IINAL IE INE ATUR ND IS ON E SHIOP K SLU	G COI . #1 IE DICAT RE. MEA: ACH I N. JG AS	EES. NVEN DENTI FED. T SURE D ANE	FIER HET DBE DESI	ARE ERMIN TWEEN DE RE THE TI	IAL #1 N ESPECTI ERMINA		T3255-4 T3255-5 T3255N-1 T4055-1 T4055-2	3.00 3.00 3.40 3.40	3.10 3.10 3.50 3.50	3.20 3.20 3.60 3.60	3.00 3.00 3.40 3.40	3.10 3.10 3.50 3.50	3.20 3.20 3.20 3.60 3.60	000000000000000000000000000000000000000	
1. DIM 2. ALL 3. N IS 3. N IS COI OP IDE M 0.24 0.	DIME THE TERI NFOR NFOR NTIFIE ENSIG MMD 1 POPUI PLAN/ AWING 55-3 /	INSIO TOTA MINAL M TO L, BU ER MA ON 6 / AND 0 NE RE LATIO ARITY G CON	NS AR L NUM JESD T MUS T MUS M BE I APPLIE .30 mr FER T N IS P APPLI IFORM 2855-6	E IN M BER C ENTIFI 95-1 SF T BE L EITHEF S TO I FROM D THE DSSIBI ES TO S TO .	LLIN F TE ER A PP-0 COCA A MET/ MET/ MET/ NUN LE IN THE EDE	IETEF RMIN I2. DI I2. D	S. AN ALS. ERMIN TAIL VITHII DR M. D TE AL TIF DF TE MME ^T DSED 220, E	NAL N S OF N THI ARKE RMIN C ERMII TRIC	S ARE TERME ZON ED FE VAL AI NALS AL FA	ERING IINAL IE INE ATUR ND IS ON E SHIOP K SLU	G COI . #1 IE DICAT RE. MEA: ACH I N. JG AS	EES. NVEN DENTI FED. T SURE D ANE	FIER HET DBE DESI	ARE ERMIN TWEEN DE RE THE TI	IAL #1 N ESPECTI ERMINA		T3255-4 T3255-5 T3255N-1 T4055-1 T4055-2	3.00 3.40 3.40 *	3.10 3.50 3.50 *SEE C	3.20 3.20 3.60 3.60	3.00 3.40 3.40 N DIME	3.10 3.10 3.50 3.50	 3.20 3.20 3.20 3.20 3.20 3.60 <li< td=""><td>0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</td><td></td></li<>	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	
1. DIM 2. ALL 3. N IS 3. N IS COI OP IDE M 0.2' 0.	DIME THE TER FOR FIONA NFOR FIONA NFIFIE Som / AND P POPUI PLAN/ AWING 55-3 / RPAG	INSIO TOTA MINAL MINAL MITO L, BU ER MA ON 6 / AND 0 VE RE LATIO ARITY G CON AND T E SHA	NS AR L NUM JESD 3 T MUS T MUS Y BE I APPLIE .30 mm FER T N IS P APPLIE APPLIE IFORM 2855-6 ALL NC	E IN M BER C ENTIFI 95-1 SF T BE L EITHEF S TO P T FROM D THE D SSIB ES TO S TO T EXC	LLIN F TE PP-0 DCA CAN MET/ 1 TE NUN LE IN THE EDE	IETEF RMIN ND TI I2. DI TED V IOLD NLLIZE RMIN IBER I A SY EXPO C MO 0.10 r	S. AN ALS. ERMIN TAIL VITHII DR M. DD TE AL TIF DSED DSED 220, E nm.	IGLE NAL N S OF N THI ARKE RMIN C. ERMII TRIC, I HEA EXCE	S ARE NUMB TERN E ZON ED FE NAL AI NALS AL FA .T SINI EPT E	ERING MINAL IE INE ATUR ND IS ON E. SHIOP K SLU	G COI . #1 IE DICAT RE. MEA: ACH I N. JG AS ED P/	EES. NVEN DENTI FED. T SURE D ANE	FIER HET DBE DESI	ARE ERMIN TWEEN DE RE THE TI	IAL #1 N ESPECTI ERMINA		T3255-4 T3255-5 T3255N-1 T4055-1 T4055-2	3.00 3.40 3.40 *	3.10 3.50 3.50 *SEE C	3.20 3.20 3.60 3.60	3.00 3.40 3.40 N DIME	3.10 3.10 3.50 3.50	 3.20 3.20 3.20 3.20 3.20 3.60 <li< td=""><td>0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</td><td></td></li<>	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	
1. DIM 2. ALL 3. N IS 3. N IS 4. THE CO OP IDE DIM 0.23 0.24 ND 0.24 0.	DIME THE TERI FOR FIONA NTIFIE ENSIG 5 mm / AND P PLAN/ AWING 55-3 / REAG RKING	INSIO TOTA MINAL MINAL MIDO L, BU ER MA ON 6 A AND 0 NE RE LATIO ARITY G CON AND T E SHA G IS FO	NS AR L NUM . #1 ID JESD 5 T MUS T MUS Y BE I APPLIE .30 mm FER T N IS P APPLIE APPLIE IFORM 2855-6 ALL NC	E IN M BER C ENTIFI 95-1 SF T BE L EITHEF S TO P T FROM D THE D SSIBI ES TO S TO S TO C T EXC CKAGE	LLIM F TE P-0 CCA A M MET/ MET/ MET/ MUN E IN THE EDE EED ORI	IETEF RMIN ND TI 12. DI TED V IOLD VIOLD IER I A SY EXP(C MO 0.10 r ENTA	S. AN ALS. ERMIN TAIL VITHII OR M. CD TE AL TIF OSED OSED 2220, E nm.	IGLE NAL N S OF N THI ARKE RMIN C ERMIN TRIC, HEA EXCE	S ARE NUMB TERN E ZON ED FE NAL AI NALS AL FA .T SINI :PT E> EREN	EIN D ERING MINAL IE INE ATUR ND IS ON E. SHIOP SHIOP SHIOP SHIOP	G COI . #1 IE DICAT RE. MEA: ACH I N. JG AS ED P/	EES. NVEN DENTI FED. T SURE D ANE	FIER HET DBE DESI	ARE ERMIN TWEEN DE RE THE TI	IAL #1 N ESPECTI ERMINA		T3255-4 T3255-5 T3255N-1 T4055-1 T4055-2	3.00 3.00 3.40 3.40	3.10 3.10 3.50 3.50 *SEE C	3.20 3.20 3.60 3.60 0MMOI	3.00 3.40 3.40 N DIMEI	3.10 3.10 3.50 3.50	 3.20 3.20 3.20 3.20 3.20 3.60 <li< td=""><td>000000000000000000000000000000000000000</td><td></td></li<>	000000000000000000000000000000000000000	
1. DIM 2. ALL 3. N IS CO OP IDE CO IDE IDE CO IDE IDE IDE IDE IDE IDE IDE IDE	DIME THE THE TERN NFOR TIONAA TI	INSIO TOTA MINAL M TO L, BU L, BU ER MA DN b / AND 0 NE RE AND 0 NE RE CON ARITY 3 CON ARITY 5 CON E SHA CON LE	NS AR L NUM . #1 ID JESD T MUS Y BE I APPLIE .30 mm FER T N IS P APPLIE IFORM 2855-6 LL NC DR PAG	E IN M BER C ENTIFI 55-1 SF T BE L EITHEF S TO P T FROM D THE D SSIBI ES TO S TO T EXC CKAGE	LLIN F TE ER A P-0- CCA CCA MET/ 1 TE NUN E IN EDE EED ORI I ARI	IETEF RMIN ND TI 12. DI TED V IOLD V	S. AN ALS. ERMIN TAIL TAIL TO TE AL TIF DOF TE MME ⁻ DSED 220, E 100 REF	IGLE S OF N THI ARKE RMIN C ERMIN TRIC, HEA EXCE	S ARE NUMB TERN E ZON ED FE NAL AI NALS AL FA AL FA SIN :PT E> EREN NCE C	EIN D ERING MINAL EINE ATUR ND IS SHIOP SH	EGRE G COI . #1 IE DICAT E. MEA: ACH I N. JG AS ED P/	EES. NVEN DENTI FED. T SURE D ANE AD DI	FIER HE T D BE D E SI L AS MENS	ARE ERMIN TWEEP DE RE THE TI	IAL #1 N ESPECTI ERMINA	IVELN	T3255-4 T3255-5 T3255N-1 T4055-1 T4055-2 Y.	3.00 3.00 3.40 3.40 *	3.10 3.50 3.50 3.50 *SEE C	3.20 3.20 3.60 3.60 0 MMOI 0 MMOI	3.00 3.00 3.40 3.40 3.40 N DIMEI	3.10 3.10 3.50 3.50 NSIONS	3.22 3.22 3.22 3.22 3.20 3.20 3.20 3.20		

MAX5092/MAX5093

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

is a registered trademark of Maxim Integrated Products Incom