${ }_{m u}$ mita $P_{s}$
Murata Power Solutions


## FEATURES

- 18-bit resolution
- 1MHz minimum sampling rate
- No missing codes over extended temperature range
- Very low power, 1.45 Watts
- Small, 32-pin, side-brazed, ceramic TDIP
- Edge-triggered
- Excellent performance
- Ideal for both time and frequency-domain applications
- Low cost


## 18-Bit, 1MHz, Low-Power Sampling A/D Converters

## PRODUCT OVERVIEW

The ADS-951 is an 18 -bit, 1 MHz sampling $A / D$ converter. This device accurately samples full-scale input signals up to Nyquist frequencies with no missing codes. This feature, combined with excellent signal-to-noise ratio (SNR) and total harmonic distortion (THD), makes the ADS-951 the ideal choice for both time-domain (medical imaging, scanners, process control) and frequencydomain (radar, telecommunications, spectrum analysis) applications.

Packaged in a 32-pin, metal-sealed, ceramic TDIP, the functionally complete ADS-951 contains a fast-settling sample-hold amplifier, a subranging (two-pass) A/D converter, an internal reference, timing/control logic, and error-correction circuitry. Digital input and output levels are TTL, and the ADS-951 only requires the rising edge of the start convert pulse to operate.

Requiring $\pm 15 \mathrm{~V}$ and $\pm 5 \mathrm{~V}$ supplies, the ADS951 typically dissipates 1.45 Watts. The device is offered with a bipolar ( $\pm 5 \mathrm{~V}$ ) analog input range. Models are available for use in either commer-
cial ( 0 to $+70^{\circ} \mathrm{C}$ ) or extended $\left(-40\right.$ to $+110^{\circ} \mathrm{C}$ ) operating temperature ranges. A proprietary, auto-calibrating, error-correcting circuit enables the device to achieve specified performance over the full HI -REL temperature range.

| INPUT/OUTPUT CONNECTIONS |  |  |  |
| :---: | :--- | :--- | :--- |
| PIN | FUNCTION | PIN | FUNCTION |
| 1 | BIT 2 | 32 | BIT 3 |
| 2 | BIT 1 (MSB) | 31 | BIT 4 |
| 3 | ANALOG GROUND | 30 | BIT 5 |
| 4 | ANALOG INPUT | 29 | BIT 6 |
| 5 | +5V REFERENCE OUT | 28 | BIT 7 |
| 6 | GAIN ADJUST | 27 | BIT 8 |
| 7 | COMPENSATION | 26 | BIT 9 |
| 8 | $-15 V ~ S U P P L Y ~$ | 25 | BIT 10 |
| 9 | +15V SUPPLY | 24 | BIT 11 |
| 10 | +5V ANALOG SUPPLY | 23 | BIT 12 |
| 11 | $-5 V$ ANALOG SUPPLY | 22 | BIT 13 |
| 12 | ANALOG GROUND | 21 | BIT 14 |
| 13 | DIGITAL GROUND | 20 | BIT 15 |
| 14 | +5V DIGITAL SUPPLY | 19 | BIT 16 |
| 15 | EOC | 18 | BIT 17 |
| 16 | START CONVERT | 17 | BIT 18 (LSB) |



Figure 1. ADS-951 Functional Block Diagram

# muRita $P_{5}$ Murata Power Solutions 

ADS-951
18-Bit, 1MHz, Low-Power Sampling A/D Converters

| ABSOLUTE MAXIMUM RATINGS |  |  |
| :--- | :---: | :---: |
| PARAMETERS | LIMITS | UNITS |
| +15 V Supply (Pin 9) | 0 to +16 | Volts |
| -15 V Supply (Pin 8) | 0 to -16 | Volts |
| +5 V Supply (Pins 10, 14) | 0 to +6 | Volts |
| -5 V Supply (Pin 11) | 0 to -6 | Volts |
| Digital Input (Pin 16) | -0.3 to + VDD +0.3 | Volts |
| Analog Input (Pin 4) | $\pm 15$ | Volts |
| Lead Temperature $(10$ seconds) | +300 | ${ }^{\circ} \mathrm{C}$ |

\begin{tabular}{|c|c|c|c|c|}
\hline \multicolumn{5}{|c|}{PHYSICAL/ENVIRONMENTAL} <br>
\hline PARAMETERS \& \multirow[t]{2}{*}{MIN.} \& \multirow[t]{2}{*}{TYP.} \& \multirow[t]{2}{*}{MAX.} \& \multirow[t]{2}{*}{UNITS} <br>
\hline Operating Temp. Range, Case \& \& \& \& <br>
\hline ADS-951MC \& \multirow[t]{2}{*}{$$
\begin{gathered}
0 \\
-40
\end{gathered}
$$} \& \multirow[t]{2}{*}{-} \& \multirow[t]{2}{*}{$$
\begin{gathered}
+70 \\
+110
\end{gathered}
$$} \& \multirow[t]{2}{*}{$\circ$

C
C} <br>
\hline ADS-951ME \& \& \& \& <br>
\hline Thermal Impedance \& \multirow[b]{2}{*}{-} \& \multirow[b]{2}{*}{5} \& \multirow[b]{2}{*}{-} \& <br>
\hline $\theta \mathrm{jc}$ \& \& \& \& ${ }^{\circ} \mathrm{C} /$ Watt <br>

\hline өca \& \multirow[t]{2}{*}{$$
\overline{-65}
$$} \& 22 \& \multirow[t]{2}{*}{\[

$$
\begin{array}{r}
- \\
+150 \\
\hline
\end{array}
$$
\]} \& \multirow[t]{2}{*}{${ }^{\circ} \mathrm{C} /$ Watt ${ }^{\circ} \mathrm{C}$} <br>

\hline Storage Temperature Range \& \& - \& \& <br>
\hline Package Type \& \multicolumn{4}{|c|}{32-pin, metal-sealed, ceramic TDIP} <br>
\hline Weight \& \multicolumn{4}{|c|}{0.46 ounces ( 13 grams)} <br>
\hline
\end{tabular}

## FUNCTIONAL SPECIFICATIONS

( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \pm \mathrm{VCC}= \pm 15 \mathrm{~V}, \pm \mathrm{VDD}= \pm 5 \mathrm{~V}, 1 \mathrm{MHz}$ sampling rate, and a minimum 1 minute warmup (1) unless otherwise specified.)

|  | $+25^{\circ} \mathrm{C}$ |  |  | $0 \mathrm{TO}+70^{\circ} \mathrm{C}$ |  |  | $-40 \mathrm{TO}+110^{\circ} \mathrm{C}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ANALOG INPUT | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. | UNITS |
| Input Voltage Range (2) | - | $\pm 5$ | - | - | $\pm 5$ | - | - | $\pm 5$ | - | Volts |
| Input Resistance | - | 500 | - | - | 500 | - | - | 500 | - | $\Omega$ |
| Input Capacitance | - | 7 | 15 | - | 7 | 15 | - | 7 | 15 | pF |
| DIGITAL INPUT |  |  |  |  |  |  |  |  |  |  |
| Logic Levels |  |  |  |  |  |  |  |  |  |  |
| Logic "1" | +2.0 | - | - | +2.0 | - | - | +2.0 | - | - | Volts |
| Logic "0" | - | - | +0.8 | - | - | +0.8 | - | - | +0.8 | Volts |
| Logic Loading "1" | - | - | +20 | - | - | +20 | - | - | +20 | $\mu \mathrm{A}$ |
| Logic Loading "0" | - | - | -20 | - | - | -20 | - | - | -20 | $\mu \mathrm{A}$ |
| Start Convert Positive Pulse Width (3) | 20 | 500 | - | 20 | 500 | - | 20 | 500 | - | ns |
| STATIC PERFORMANCE |  |  |  |  |  |  |  |  |  |  |
| Resolution | - | 18 | - | - | 18 | - | - | 18 | - | Bits |
| Integral Nonlinearity (fin $=10 \mathrm{kHz}$ ) | - | $\pm 10$ | - | - | $\pm 10$ | - | - | $\pm 15$ | - | LSB |
| Differential Nonlinearity ( $\mathrm{fin}=10 \mathrm{kHz}$ ) | -0.95 | $\pm 0.5$ | +1 | -0.95 | $\pm 0.5$ | +1 | -0.95 | $\pm 0.50$ | +1.25 | LSB |
| Full Scale Absolute Accuracy | - | $\pm 0.1$ | $\pm 0.25$ | - | $\pm 0.25$ | $\pm 0.4$ | - | $\pm 0.4$ | $\pm 0.8$ | \%FSR |
| Bipolar Zero Error (Tech Note 2) | - | $\pm 0.1$ | $\pm 0.15$ | - | $\pm 0.15$ | $\pm 0.25$ | - | $\pm 0.25$ | $\pm 0.5$ | \%FSR |
| Bipolar Offset Error (Tech Note 2) | - | $\pm 0.1$ | $\pm 0.2$ | - | $\pm 0.2$ | $\pm 0.3$ | - | $\pm 0.3$ | $\pm 0.6$ | \%FSR |
| Gain Error (Tech Note 2) | - | $\pm 0.1$ | $\pm 0.25$ | - | $\pm 0.25$ | $\pm 0.4$ | - | $\pm 0.4$ | $\pm 0.9$ | \% |
| No Missing Codes ( $\mathrm{fin}=10 \mathrm{kHz}$ ) | 18 | - | - | 18 | - | - | 18 | - | - | Bits |
| DYNAMIC PERFORMANCE (500kHz SAMPLING RATE) |  |  |  |  |  |  |  |  |  |  |
| ```Peak Harmonics ( -0.5 dB ) dc to 100 kHz Total Harmonic Distortion ( -0.5 dB ) dc to 100 kHz``` |  | -87 | -80 | - | -87 | -80 | - | -82 | - | dB |
|  | - | -85 | -80 | - | -85 | -80 | - | -81 | - | dB |
| Signal-to-Noise Ratio (w/o distortion, -0.5 dB ) dc to 100 kHz | 91 | 93 | - | 91 | 93 | - | - | 92 | - | dB |
| Signal-to-Noise Ratio (4) (\& distortion, -0.5 dB ) dc to 100 kHz | 76 | 84 | - | 76 | 84 | - | - | 80 | - | dB |
| DC Noise | - | 76 | - | - | 76 | - | - | 76 | - | $\mu \mathrm{Vrms}$ |
| Two-Tone Intermodulation Distortion (fin $=100 \mathrm{kHz}, 240 \mathrm{kHz}, \mathrm{fs}=500 \mathrm{kHz},-0.5 \mathrm{~dB}$ ) | - | -85 | - | - | -85 | - | - | -81 | - | d |
| Input Bandwidth (-3dB) |  |  |  |  |  |  |  |  |  |  |
| Small Signal (-20dB input) | - | TBD | - | - | TBD | - | - | TBD | - | MHz |
| Large Signal ( -0.5 dB input) | - | TBD | - | - | TBD | - | - | TBD | - | MHz |
| Feedthrough Rejection (fin $=500 \mathrm{kHz}$ ) | - | 84 | - | - | 84 | - | - | 84 | - | dB |
| Slew Rate | - | TBD | - | - | TBD | - | - | TBD | - | V/us |
| Aperture Delay Time | - | +20 | - | - | +20 | - | - | +20 | - | ns |
| Aperture Uncertainty | - | 5 | - | - | 5 | - | - | 5 | - | ps rms |
| S/H Acquisition Time ( to $\pm 0.003 \% \mathrm{FSR}, 10 \mathrm{~V}$ step) | - | 260 | - | - | 260 | - | - | 260 | - | ns |
| Overvoltage Recovery Time (5) | - | 500 | - | - | 500 | - | - | 500 | - | ns |
| A/D Conversion Rate | 1 | - | - | 1 | - | - | 1 | - | - | MHz |
| ANALOG OUTPUT |  |  |  |  |  |  |  |  |  |  |
| Internal Reference |  |  |  |  |  |  |  |  |  |  |
| Voltage | +4.95 | +5.0 | +5.05 | +4.95 | +5.0 | +5.05 | +4.95 | +5.0 | +5.05 | Volts |
| Drift | - | $\pm 30$ | - | - | $\pm 30$ | - | - | $\pm 30$ | - | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |
| External Current | - | 1 | - | - | 1 | - | - | 1 | - | mA |

www.murata-ps.com

| DIGITAL OUTPUTS | $+25^{\circ} \mathrm{C}$ |  |  | $0 \mathrm{TO}+70^{\circ} \mathrm{C}$ |  |  | $-40 \mathrm{TO}+110^{\circ} \mathrm{C}$ |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. |  |
| Logic Levels |  |  |  |  |  |  |  |  |  |  |
| Logic "1" | +2.4 | - | - | +2.4 | - | - | +2.4 | - | - | Volts |
| Logic "0" | - | - | +0.4 | - | - | +0.4 | - | - | +0.4 | Volts |
| Logic Loading "1" | - | - | -4 | - | - | -4 | - | - | -4 | mA |
| Logic Loading "0" | - | - | +4 | - | - | +4 | - | - | +4 | mA |
| Output Coding |  |  |  |  | plemen | ffset Bi |  |  |  |  |
| POWER REQUIREMENTS |  |  |  |  |  |  |  |  |  |  |
| Power Supply Ranges |  |  |  |  |  |  |  |  |  |  |
| +15V Supply | +14.5 | +15.0 | +15.5 | +14.5 | +15.0 | +15.5 | +14.5 | +15.0 | +15.5 | Volts |
| -15V Supply | -14.5 | -15.0 | -15.5 | -14.5 | -15.0 | -15.5 | -14.5 | -15.0 | -15.5 | Volts |
| +5V Supply | +4.75 | +5.0 | +5.25 | +4.75 | +5.0 | +5.25 | +4.75 | +5.0 | +5.25 | Volts |
| -5V Supply | -4.75 | -5.0 | -5.25 | -4.75 | -5.0 | -5.25 | -4.75 | -5.0 | -5.25 | Volts |
| Power Supply Currents |  |  |  |  |  |  |  |  |  |  |
| +15V Supply | - | +29 | - | - | +29 | - | - | +29 | - | mA |
| -15V Supply | - | -15 | - | - | -15 | - | - | -15 | - | mA |
| +5V Supply | - | +104 | - | - | +104 | - | - | +104 | - | mA |
| -5V Supply | - | -54 | - | - | -54 | - | - | -54 | - | mA |
| Power Dissipation | - | 1.45 | 1.65 | - | 1.45 | 1.65 | - | 1.45 | 1.65 | Watts |
| Power Supply Rejection | - | - | $\pm 0.05$ | - | - | $\pm 0.05$ | - | - | $\pm 0.05$ | \%FSR/\%V |

Footnotes:
(1) All power supplies should be on before applying a start convert pulse. All supplies and the clock (START CONVERT) must be present during warmup periods. The device must be continuously converting during this time.
(2) Contact DATEL for other input voltage ranges.
(3) A 1 MHz clock with a 500 nsec positive pulse width ( $50 \%$ duty cycle) is used for all production testing. Any duty cycle may be used as long as a minimum positive pulse width of 20 nsec is maintained. For applications requiring lower sampling rates, clock frequencies lower than 1 MHz may be used.
(4) Effective bits is equal to:
$\frac{(\text { SNR }+ \text { Distortion })-1.76+\left[20 \log \frac{\text { Full Scale Amplitude }}{\text { Actual Input Amplitude }}\right]}{6.02}$
(5) This is the time required before the $A / D$ output data is valid once the analog input is back within the specified range.

## TECHNICAL NOTES

1. Obtaining fully specified performance from the ADS-951 requires careful attention to pc-card layout and power supply decoupling. The device's analog and digital ground systems are not connected to each other internally. For optimal performance, tie all ground pins ( 3,12 and 13 ) directly to a large analog ground plane beneath the package.
Bypass all power supplies and the +5 V REFERENCE OUTPUT (pin 5) to ground with $10 \mu \mathrm{~F}$ tantalum capacitors in parallel with $0.1 \mu \mathrm{~F}$ ceramic capacitors. Locate the bypass capacitors as close to the unit as possible. Tie a $47 \mu \mathrm{~F}$ capacitor between COMPENSATION (pin 7) and ground.
2. The ADS-951 achieves its specified accuracies without the need for external calibration. If required, the device's small initial errors can be reduced to zero using the adjustment circuitry shown in Figure 2. When using this circuitry, or any similar offset and gain calibration hardware, make adjustments following warmup. To avoid interaction, always adjust offset before gain. Float pin 6 if not using gain adjust circuits.
3. Applying a start convert pulse while a conversion is in progress ( $\overline{\mathrm{EOC}}=$ logic "1") will initiate a new and probably inaccurate conversion cycle. Data for the interrupted and subsequent conversions will be invalid.

## CALIBRATION PROCEDURE

Connect the converter per Table 1 for the appropriate input voltage range. Any offset/gain calibration procedures should not be implemented until the device is fully warmed up. To avoid interaction, adjust offset before gain. The ranges of adjustment for the circuits in Figure 2 are guaranteed to compensate for the ADS-951's initial accuracy errors and may not be able to compensate for additional system errors.
A/D converters are calibrated by positioning their digital outputs exactly on the transition point between two adjacent digital output codes. This is accomplished by connecting LED's to the digital outputs and performing adjustments until certain LED's "flicker" equally between on and off. Other approaches employ digital comparators or microcontrollers to detect when the outputs change from one code to the next.
For the ADS-951, offset adjusting is normally accomplished when the analog input is 0 minus $1 / 2 L S B(-19 \mu \mathrm{~V})$. See Table 2 for the proper bipolar output coding.
Gain adjusting is accomplished when the analog input is at nominal full scale minus $11 / 2$ LSB's ( -4.999943 V ).

## Zero/Offset Adjust Procedure

1. Apply a train of pulses to the START CONVERT input (pin 16) so that the converter is continuously converting.
2. For bipolar zero/offset adjust, apply $-19 \mu \mathrm{~V}$ to the ANALOG INPUT (pin 4).
3. Adjust the offset potentiometer until the output code flickers equally between 011111111111111111 and 100000000000000000.

## THERMAL REQUIREMENTS

All DATEL sampling A/D converters are fully characterized and specified over operating temperature (case) ranges of 0 to $+70^{\circ} \mathrm{C}$ and -40 to $+110^{\circ} \mathrm{C}$. All room-temperature ( $\mathrm{TA}=+25^{\circ} \mathrm{C}$ ) production testing is performed without the use of heat sinks or forced-air cooling. Thermal impedance figures for each device are listed in their respective specification tables.
These devices do not normally require heat sinks, however, standard precautionary design and layout procedures should be used to ensure devices do not overheat. The ground and power planes beneath the package, as well as all pcb signal runs to and from the device, should be as heavy as possible to help conduct heat away from the package. Electricallyinsulating, thermally-conductive "pads" may be installed underneath the package. Devices should be soldered to boards rather than "socketed", and of course, minimal air flow over the surface can greatly help reduce the package temperature.

## Gain Adjust Procedure

1. Apply -4.999943 V to the ANALOG INPUT (pin 4).
2. Adjust the gain potentiometer until all output bits are 1's and the LSB flickers between 1 and 0 .
3. To confirm proper operation of the device, vary the applied input voltage to obtain the output coding listed in Table 2.

| INPUT VOLTAGE <br> RANGE | ZERO ADJUST <br> $(-1 / 2$ <br> LSB $)$ | GAIN ADJUST <br> $(-$ FS $+11 / 2$ LSB $)$ |
| :---: | :---: | :---: |
| $\pm 5 \mathrm{~V}$ | $-19 \mu \mathrm{~V}$ | -4.999943 |

Table 1. Input Connections

| COMPLEMENTARY OFFSET BINARY |  |  |  |  |  |
| :---: | :---: | :---: | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| BIPOLAR |  |  |  |  |  |
| SCALE |  |  |  |  |  |

Table 2. Output Coding


Figure 2. Typical ADS-951 Connection Diagram


Figure 3. ADS-951 Timing Diagram

MECHANICAL DIMENSIONS INCHES (mm)


| ORDERING INFORMATION |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| MODEL | OPERATING | 32-PIN <br> NUMBER | TEMP. RANGE | PACKAGE |

Murata Power Solutions, Inc.
11 Cabot Boulevard, Mansfield, MA 02048-1151 U.S.A.
ISO 9001 and 14001 REGISTERED

[^0]
[^0]:    Murata Power Solutions, Inc. makes no representation that the use of its products in the circuits described herein, or the use of other technical information contained herein, will not infringe upon existing or future patentrights. The descriptions contained herein do not imply the granting of licenses to make, use, or sell equipment constructed in accordance therewith. Specifications are subject to change without notice.
    @O 2009 Murata Power Solutions, Inc.

