

HD-4702

March 1997

Features

- HD-4702 Provides 13 Commonly Used Bit Rates
- Uses a 2.4576MHz Crystal/Input for Standard Frequency Output (16 Times Bit Rate)
- Low Power Dissipation
- Conforms to EIA RS-404
- One HD-4702 Controls up to Eight Transmission Channels
- Initialization Circuit Facilitates Diagnostic Fault Isolation
- On-Chip Input Pull-Up Circuit

Ordering Information

PACKAGE	TEMP. RANGE (⁰ C)	PART NUMBER	PKG. NO.
PDIP	-40 to +85	HD3-4702-9	E16.3
CERDIP	-40 to +85	HD1-4702-9	F16.3
SMD#	-55 to +125	5962-9051801MEA	F16.3

CMOS Programmable Bit Rate Generator

Description

The HD-4702 Bit Rate Generator provides the necessary clock signals for digital data transmission systems, such as a UART. It generates 13 commonly used bit rates using an on-chip crystal oscillator or an external input. For conventional operation generating 16 output clock pulses per bit period, the input clock frequency must be 2.4576MHz (i.e. 9600 Baud x 16 x 16, since there is an internal ÷ 16 prescaler). A lower input frequency will result in a proportionally lower output frequency.


The HD-4702 can provide multi-channel operation with a minimum of external logic by having the clock frequency CO and the + 8 prescaler outputs Q0, Q1, Q2 available externally. All signals have a 50% duty cycle except 1800 Baud, which has less than 0.39% distortion.

The four rate select inputs (S0-S3) select which bit rate is at the output (Z). See Truth Table for Rate Select Inputs for select code and output bit rate. Two of the 16 select codes for the HD-4702 do not select an internally generated frequency, but select an input into which the user can feed either a different frequency, or a static level (High or Low) to generate "ZERO BAUD".

The bit rates most commonly used in modern data terminals (110, 150, 300, 1200, 2400 Baud) require that no more than one input be grounded for the HD-4702, which is easily achieved with a single 5-position switch.

The HD-4702 has an initialization circuit which generates a master reset for the scan counter. This signal is derived from a digital differentiator that senses the first high level on the CP input after the \overline{E}_{CP} input goes low. When \overline{E}_{CP} is high, selecting the crystal input, CP must be low. A high level on CP would apply a continuous reset. See Clock Modes and Initialization below.

Truth Table TRUTH TABLE FOR RATE SELECT INPUTS (Using 2.4576MHz Crystal) S3 S2 **S1** S0 **OUTPUT RATE (Z)** MUX Input (IM) L L L L MUX Input (IM) н L L 1 L L Н L 50 Baud 75 Baud L L н Н L Н L L 134.5 Baud L н L н 200 Baud н н L 600 Baud L 2400 Baud L н Н н н L 9600 Baud L L Н 4800 Baud н L L 1800 Baud н Т н L. Н L н 1200 Baud н 2400 Baud Н н L L н Н Н 300 Baud L н н L. 150 Baud н 110 Baud н н н н NOTE: 19200 Baud by connecting Q2 to IM.



CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. http://www.intersil.com or 407-727-9207 | Copyright © Intersil Corporation 1999

Pin Description

PIN NUMBER	TYPE	SYMBOL	DESCRIPTION	
16		V _{CC}	$V_{CC}\!\!:$ Is the +5V power supply pin. A $0.1\mu F$ capacitor between pins 16 and 8 is recommended for decoupling.	
8		GND	GROUND	
5	I	СР	EXTERNAL CLOCK INPUT	
4	I	Ē _{CP}	EXTERNAL CLOCK ENABLE: A low signal on this input allows the baud rate to be generated from the CP input.	
7	I	١ _X	CRYSTAL INPUT	
6	0	O _X	CRYSTAL DRIVE OUTPUT	
15	I	IM	MULTIPLEXED INPUT	
11, 12, 13, 14	I	S0 - S3	BAUD RATE SELECT INPUTS	
9	0	со	CLOCK OUTPUT	
1, 2, 3	0	Q ₀ - Q ₂	SCAN COUNTER OUTPUTS	
10	0	Z	BIT RATE OUTPUT	

CLOCK MODES AND INITIALIZATION

IX	Ē _{CP}	СР	OPERATION
	Н	L	Clocked from I_X
х	L		Clocked from CP
Х	Н	Н	Continuous Reset
X	L		Reset During 1st CP = High Time

H = HIGH Level

L = LOW Level

X = Don't Care

____ = Clock Pulse

 $_$ = 1st HIGH Level Clock Pulse after \overline{E}_{CP} goes LOW

NOTE: Actual output frequency is 16 times the indicated Output Rate, assuming a clock frequency of 2.4576MHz.


MULTIPLEXER (NOTE) OSCILLATOR CIRCUIT н. SCAN COUNTER COUNTER NETWORK 11 (15)(14) (13) 12 11 ÷. I_M S0 S1 S2 S3 $CP \div 8$ (7)• П . MR 6 0 I. Q MR $CP \div 4$ ۰. . 2 50 3 75 (5) Q MR $CP \div 18$ СР 4 134.5 I 5 200 D Q . ۰. 6 600 FF Q MR (10) $CP \div 6$ ۰. CP Q D Q MR 2400 7 FF 4CP I. I. . . 9600 8 . MR н. MR 9 4800 . INITIALIZATION CIRCUIT . CP÷16/3 Q MR 10 1800 I. 11 1200 12 2400 Т 13 300 14 150 $Q_0 Q_1 Q_2$ со CP ÷ 22 Q MR 15 110 (12)(9) $V_{DD} = PIN 16$ V_{SS} = PIN 8 = PIN NUMBER \bigcirc

NOTE: See Figure 4 in Design Information for Crystal Specifications.

Application Information

Single Channel Bit Rate Generator

Figure 1 shows the simplest application of the HD-4702. This circuit generates one of five possible bit rates as determined by the setting of a single pole, 5-position switch. The Bit Rate Output (Z) drives one standard TTL load or four low power Schottky loads over the full temperature range. The possible output frequencies correspond to 110, 150, 300, 1200, and 2400 Baud. For many low cost terminals, these five bit rates are adequate.



† See Table 1.

SWITCH POSITION	HD-4702 BIT RATE		
1	110 Baud		
2	150 Baud		
3	300 Baud		
4	1200 Baud		
5	2400 Baud		

FIGURE 1. SWITCH SELECTABLE BIT RATE GENERATOR CONFIGURATION PROVIDING FIVE BIT RATES

Simultaneous Generation of Several Bit Rates

Figure 2 shows a simple scheme that generates eight bit rates on eight output lines, using one HD-4702 and one 93L34 Bit Addressable Latch. This and the following applications take advantage of the built-in scan counter (prescaler) outputs. As shown in the block diagram, these outputs (Q_0 to Q_2) go through a complete sequence of eight states for every halfperiod of the highest output frequency (9600 Baud). Feeding these Scan Counter Outputs back to the Select Inputs of the multiplexer causes the HD-4702 to interrogate sequentially eight different frequency signals. The 93L34 8-bit addressable Latch, addressed by the same Scan Counter Outputs, re-converts the multiplexed single Output (Z) of the HD-4702 into eight parallel output frequency signals. In the simple scheme of Figure 2, input S3 is left open (HIGH) and the following bit rates are generated:

Q0: 110 Baud	Q1: 9600 Baud	Q2: 4800 Baud
Q3: 1800 Baud	Q4: 1200 Baud	Q5: 2400 Baud
Q6: 300 Baud	Q7: 150 Baud	

Other bit rate combinations can be generated by changing the Scan Counter to Selector interconnection or by inserting logic gates into this path.





FIGURE 2. BIT RATE GENERATOR CONFIGURATION WITH EIGHT SIMULTANEOUS FREQUENCIES

19200 Baud Operation

Though a 19200 Baud signal is not internally routed to the multiplexer, the HD-4702 can be used to generate this bit rate by connecting the Q_2 output to IM input and applying select code. An additional 2-input NOR gate can be used to retain the "Zero Baud" feature on select code 1 for the HD-4702 (See Figure 3).



† See Table 1.

FIGURE 3. 19200 BAUD OPERATION

TABLE 1. CRYSTAL SPECIFICATIONS

PARAMETERS	TYPICAL CRYSTAL SPEC		
Frequency	2.4576MHz "AT" Cut		
Series Resistance (Max)	250		
Unwanted Modes	-6.0dB (Min)		
Type of Operation	Parallel		
Load Capacitance	32pF +0.5		

Absolute Maximum Ratings	Thermal Information
Supply Voltage +8.0V Input, Output or I/O Voltage GND -0.5V to V _{CC} +0.5V ESD Classification Class 1 Typical Derating Factor 1mA/MHz Increase in ICCOP	Thermal Resistance (Typical) θJA θJC CERDIP Package 78°C/W 23°C/W PDIP Package 90°C/W N/A Storage Temperature Range -65°C to +150°C Maximum Junction Temperature 4175°C Plastic Package +175°C Maximum Lead Temperature (Soldering 10s) +300°C
	Die Characteristics Gate Count

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

Operating Conditions

HD-4702-9.....-40^oC to +85^oC HD-4702-8......55°C to +125°C

DC Electrical Specifications $V_{CC} = 5V \pm 10\%$, $T_A = -40^{\circ}C$ to $+85^{\circ}C$ (HD-4702-9), $T_A = -55^{\circ}C$ to $+125^{\circ}C$ (HD-4702-8)

		LIMITS ER MIN MAX		LIMITS		LIMITS		
SYMBOL	PARAMETER			UNITS	TEST CONDITIONS			
VIH	Input High Voltage	V _{CC} 70%	-	V	$V_{CC} = 4.5V$			
V _{IL}	Input Low Voltage	-	V _{CC} 30%	V	$V_{CC} = 4.5V$			
V _{OH1}	Output High Voltage	V _{CC} -0.1	-	V	$I_{OH} \le -1\mu A, V_{CC} = 4.5V, (Note 1)$			
V _{OL1}	Output Low Voltage	-	0.1	V	$I_{OL} \le +1\mu A$, $V_{CC} = 4.5V$, (Note 1)			
I _{IH}	Input High Current	-1	+1	μA	$V_{IN} = V_{CC}$, All 0ther Pins = 0V, $V_{CC} = 5.5V$			
I _{ILX}	Input Low Current (I _X Input)	-1	+1	μΑ	$V_{IN} = 0V$, All Other Pins = V_{CC} , $V_{CC} = 5.5V$			
۱ _{۱L}	Input Low Current (All Other Inputs)	-	-100	μΑ	$V_{IN} = 0V$, All Other Pins = V_{CC} , $V_{CC} = 5.5V$ (Note 2)			
I _{OHX}	Output High Current (O _X)	-0.1	-	mA	$V_{OUT} = V_{CC} - 0.5$, $V_{CC} = 4.5V$, Input at 0V or V_{CC} per Logic Function or Truth Table			
I _{OH1}	Output High Current (All Other Outputs)	-1.0	-	mA	$V_{OUT} = 2.5V, V_{CC} = 4.5V$, Input at 0V or V_{CC} per Logic Function or Truth Table			
I _{OH2}	Output High Current (All Other Outputs)	-0.3	-	mA	$V_{OUT} = V_{CC}$ -0.5, $V_{CC} = 4.5V$, Input at 0V or V_{CC} per Logic Function or Truth Table			
I _{OLX}	Output Low Current (O _X)	0.1	-	mA	$V_{OUT} = 0.4V, V_{CC} = 4.5V$, Input at 0V or V_{CC} per Logic Function or Truth Table			
I _{OL}	Output Low Current (All Other Outputs)	1.6	-	mA	$V_{OUT} = 0.4V, V_{CC} = 4.5V$ Input, at 0V or V_{CC} per Logic Function or Truth Table			
ICC	Supply Current (Static)	-	1500	μΑ	$\overline{E}_{CP} = V_{CC}$, CP = 0V, $V_{CC} = 5.5V$, All Other Inputs = GND, (Note 2)			
		-	1000	μΑ	$\overline{E}_{CP} = V_{CC}, CP = 0V, V_{CC} = 5.5V,$ All Other Inputs = V_{CC} , (Note 2)			

NOTES:

1. Interchanging of force and sense conditions is permitted.

2. Input Current and Quiescent Power Supply Current are relatively higher for this device because of active pull-up circuits on all inputs except I_X.

HD-4702

SYMBOL		LIMITS			
	AC PARAMETER	MIN	MAX	UNITS	TEST CONDITIONS
^t PLH	Propagation Delay, I_X to CO	-	350	ns	
t _{PHL}		-	275	ns	
^t PLH	Propagation Delay, CP to CO	-	260	ns	
t _{PHL}		-	220	ns	
^t PLH	Propagation Delay, CO to Qn	-	(Note 2)	ns	
t _{PHL}		-	(Note 2)	ns	
t _{PLH}	Propagation Delay, CO to Z	-	85	ns	
t _{PHL}	1	-	75	ns	
t _{TLH}	Output Transition Time (Except O _X)	-	160	ns	$V_{CC} = 4.5V$ $C_L \le 7pF$ on O_X
t _{THL}		-	75	ns	C _L = 50pF (Note 1)
t _s	Set-Up Time, Select to CO	350	-	ns	(
t _h	Hold Time, Select to CO	0	-	ns	
t _s	Set-Up Time, I _M to CO	350	-	ns	
t _h	Hold Time, I _M to CO	0	-	ns	
t _{wCP} (L)	Minimum Clock Pulse Width, Low (Notes 3, 4)	120	-	ns	
t _{wCP} (H)	Minimum Clock Pulse Width, High (Notes 3, 4)	120	-	ns	
t _{wCP} (L)	Minimum I _X Pulse Width, Low (Note 4)	160	-	ns	
t _{wCP} (H)	Minimum I _X Pulse Width, High (Note 4)	160	-	ns	
^t PLH	Propagation Delay I _X to CO	-	300	ns	
t _{PHL}	7	-	250	ns	
^t PLH	Propagation Delay CP to CO	-	215	ns	
t _{PHL}	7	-	195	ns	
t _{PLH}	Propagation Delay CO to Qn	-	(Note 2)	ns	$V_{CC} = 4.5V$ $C_L \le 7pF$ on O_X
t _{PHL}	1	-	(Note 2)	ns	C _L = 15pF (Note 1)
^t PLH	Propagation Delay CO to Z	-	75	ns	
t _{PHL}	1	-	65	ns	
t _{TLH}	Output Transition Time (Except O _X)	-	80	ns	
t _{THL}	1	-	40	ns	

NOTES:

 Propagation Delays (t_{PLH} and t_{PHL}) and Output Transition Times (t_{TLH} and t_{THL}) will change with Output Load Capacitance (C_L). Setup Times (t_s), Hold Times (t_h), and Minimum Pulse Widths (t_w) do not vary with load capacitance.

2. For multichannel operation, Propagation Delay (CO to Qn) plus Set-Up Time, Select to CO, is guaranteed to be \leq 367ns.

3. The first High Level Clock Pulse after \overline{E}_{CP} goes Low must be at least 350ns long to guarantee reset of all Counters.

4. It is recommended that input rise and fall times to the clock inputs (CP, I_X) be less than 15ns.

			E	
Capacitance	T _A = +25 ^o C; Frequency = 1M	Hz		
SYMBOL	PARAMETER	TYPICAL	UNITS	CONDITIONS
C _{IN}	Input Capacitance	7	pF	All measurements are referenced the device GND
C _{OUT}	Output Capacitance	15	pF	device GND
Switching V	Vaveforms			
U		(4 1)		
		50% 50	t _W (L) →	50%
	CP/I _X		//	
	со	50%	/	
	≺ — t _s →	► 		
I	I _M /S _N		///////////////////////////////////////	
NOTE:				
	d times are shown as positive	values but may be specifi	ed as negative val	ues.
AC Testing	Input, Output Wave	eform		
	INPUT			OUTPUT
	V _{III}			V _{0Н}
	V _{IL}			50% V _{OL}
NOTE:				
	l input signals must switch betw	ween V _{IL} and V _{IH.} Input ri	se and fall times a	re driven at 1ns per volt.
				er ISO9000 quality systems certification circuit design and/or specifications at any time with
notice. Accordingly, th and reliable. However	ne reader is cautioned to verify that	data sheets are current befor tersil or its subsidiaries for its u	e placing orders. Info use; nor for any infring	rmation furnished by Intersil is believed to be accur gements of patents or other rights of third parties wh
		Intersil Corporation and its pro		
Sales Office	e Headquarters			
		JROPE		
ntersil Corporation P. O. Box 883, Mai		tersil SA ercure Center		Intersil (Taiwan) Ltd. Taiwan Limited
Melhourne El 320		10 Rue de la Fusee		7E-6 No. 101 Eu Hsing North Road

Melbourne, FL 32902 TEL: (407) 724-7000 FAX: (407) 724-7240 Mercure Center 100, Rue de la Fusee 1130 Brussels, Belgium TEL: (32) 2.724.2111 FAX: (32) 2.724.22.05 Intersil (Taiwan) Ltd. Taiwan Limited 7F-6, No. 101 Fu Hsing North Road Taipei, Taiwan Republic of China TEL: (886) 2 2716 9310 FAX: (886) 2 2715 3029