

# 89024 ARCHITECTURAL OVERVIEW 2400 BPS INTELLIGENT MODEM CHIP SET

- 300 to 2400 bps Full-Duplex Modem
- Operates with Public and Private Unconditioned Lines
- CCITT V.22 bis, V.22 A & B, V.21, Bell 212A, 103 Compatible
- DSP Implementation
- DTMF or Pulse Dialing with Automatic Adaptation to Network
- Call Progress Tone Detection for Most North American and European Networks
- Analog and Digital Loopback Diagnostics with Mark/Space Pattern Generation and Error Detection per V.54
- Programmable Output Level from -1 dBm to -16 dBm
- Automatic Dial and Redial Capability
- Two Chip Solution, no External Microcontroller Required
- Serial Command Set Compatible with Hayes Smartcom II Communication Software
- Easily Customized Command Set
- On-Chip 4 Wire to 2 Wire Hybrid Function with Disable Option
- On-Chip Serial Port and Handshake Signals for DTE Interface
- A Full Set of Control Signals for Telephone Line Control
- Telephone Line Audio Monitor Output
- Billing Delay Timer
- Auxiliary Relay Control Output
- Automatic Modem Type Recognition
- Low Power CHMOS/HMOS Devices




Figure 1. System Block Diagram

## GENERAL DESCRIPTION

The Intel 89024 chip set is a high performance and highly integrated modem, providing a complete system in two chips. The system implements CCITT V.22 bis 2400 bps, V.22 A & B/ Bell 212A 1200 bps, and V.21/Bell 103 300 bps full-duplex modem functions. In addition to supporting a strict implementation of CCITT and Bell standards, a complete set of Hayes Smartmodem 2400 commands is also provided for modem configuration and user interface.

In stand-alone modem applications, the 89024 chip set along with a Data Access Arrangement (DAA) and RS-232 driver/receivers, represent the circuitry required for implementing an auto-dial, auto-answer, 300 to 2400 bps, full duplex modem.

In applications where user proprietary modem control commands may be required, the user can replace the 89024 internal command module with custom proprietary software resident in the 89026 microcontroller's on-chip ROM or an external memory device.

The 89024 system consists of a 16 bit application specific processor (89026) and an analog front end device (89027). The 89026 processor executes all "Digital Signal Processing" algorithms for the modem signals, as well as providing all modem control functions typically performed by an external processor. The analog front end provides the telephone line 2 wire to 4 wire interface, D/A conversion, and most of the complex filtering functions required in QAM/PSK/FSK modems. Refer to Figure 1 for a simplified block diagram of the system.

The chip set provides a comprehensive set of telephony functions designed to facilitate a simple interface to the telephone network.

## 89026 OVERVIEW

The 89026 processor performs most of modulation, demodulation and user interface functions. This chip

### NOTICE:

Hayes is a registered trademark of Hayes Microcomputer Products, Inc. Smartcom II is a registered trademark of Hayes Microcomputer Products, Inc. Smartmodem 2400 is a trademark of Hayes Microcomputer Products, Inc.

is available in a standard 48 pin package. An optional 68 pin version supports an external ROM for user designed software. With this option, the signal processing algorithms resident in the 89026, can be controlled by the customer designed external software for proprietary modem control and call progress management applications. A block diagram of 89026 is provided in Figure 2.

This device contains a TTL compatible serial link to DTE/DCE equipment, along with a full complement of V.24/RS-232-C control signals. Alternatively, a UART or USART may be used to directly transfer data to/from a microcomputer bus. The device supports a complete set of Hayes compatible modem control commands. This compatibility facilitates communications between the 89024 and most PC software written for the Hayes Smartmodem 2400 product.

In the transmit direction, the 89026 synthesizes DTMF tones and the 300 bps FSK modem signal prior to transmitting them to the 89027 as digitized amplitude samples. During 1200 and 2400 bps operations, quadrature amplitude modulation (QAM) is used to send 2 or 4 bits of information at 600 baud to the 89027. Since the QAM coding technique is inherently a synchronous transmission mechanism, during a synchronous QAM transmission, the asynchronous data is synchronized by adding or deleting stop bits. Following the synchronization process, the 89026 transmits digitized phase and amplitude samples to the 89027 over a high speed serial link.

In the receive direction, the information is received by the 89026 from the 89027 as two signals which are 90 degrees phase shifted from each other. These analog signals are then digitized by the 89026's on-board A/D converter, and using DSP software algorithms the signals are gain adjusted, adaptively equalized for telephone line delay and amplitude distortion, and demodulated. Following the demodulation process by the 89026, the data is unscrambled, and if necessary, returned to asynchronous format.




Figure 2. 89026 Block Diagram

### 89027 OVERVIEW

The 89027 is a 28 pin CMOS analog front end device, which performs most of the complex filtering functions required in modem transmitters and receivers. A general block diagram of this chip is provided in Figure 3. Most of the analog signal processing functions in this chip are implemented with switched capacitor technology. The 89027 functions are controlled by the 89026, through a high speed serial data link.

During FSK transmit operation, the 89027 receives digitally synthesized mark and space sinusoid amplitude information from the 89026. The 89027 converts the signal to its analog equivalent, filters it, and transmits it to the telephone line. For QAM transmission, the signal constellation points are transferred to the 89027. This information is modulated into an analog signal, passed through spectral shaping fil-

ters, combined with the necessary guard tone, smoothed by a low pass filter, and transmitted to the line. Prior to transmitting either FSK or QAM signals to the telephone line, the 89027 adjusts the signal gain through a on-board programmable gain amplifier.

During the receive operation, the received QAM/PSK/FSK signals are passed through anti-alias filters, bandsplit filters, automatic gain control and carrier detect circuits, a Hilbert transform filter, and the output sent to the 89026 processor as analog signals.

Other functions provided by the 89027 are: an on-board 2 wire to 4 wire circuit with disable capability, an audio monitor output with software configurable gain, and a programmable gain transmit signal.




Figure 3. 89027 Block Diagram

### APPLICATIONS OVERVIEW

The block diagram of a stand-alone 300 to 2400 bps Hayes compatible modem is depicted in Figure 4. The DAA section shown in this diagram may be obtained as an "FCC Part 68" approved module, or implemented using the suggested diagram in Figure 5.

In the above example, the modem conforms to CCITT and Bell data call set-up protocols, for identifying and connecting to remote modems. Because these protocols are quite different from each other and do not provide recognition of the remote modem type (i.e. V.22 bis/V.22 or 212A), the Intel chip set provides the additional capability to identify and adapt to remote modems without user intervention.

This feature is beneficial during the migration phase of the technology from 1200 bps to 2400 bps. In North America, where the installed base of 1200 bps modems is mostly made-up of 212A type, this feature allows a "Data Base Service Provider" to easily upgrade its existing 212A modems to 2400 bps V.22 bis standard, using the Intel 89024 system, entirely transparent to the current 212A users. Similarly, a user with a 89024 based modem system can automatically call data bases with either 212A or V.22 bis modems, without concern over the difference. This feature's benefits are realized in smooth upgrading of data links, with minimum cost and reduced disruption in services.




Figure 4. Typical Modem Configuration




Figure 5. Typical Telephone Line Interface With Built-In Hybrid

## PACKAGING

The standard 89026 is available in Intel's 48 pin plastic DIP, and the optional 68 pin device (for external memory applications) is available in PLCC pack-

aging. The 89027 is available in 28 pin plastic DIP and PLCC packages. The assignment of pins for both devices is given below, along with the pin names and a brief explanation of their function.

## 89026 PINOUT

Symbol	Function (89026)	Direction	Pin No.	
			48 pin	68 pin
CLKIN	12.96 MHz master clock from 89027	In	36	67
RST	Chip reset (active low)	In	48	16
I	In-phase received signal	In	43	11
Q	Quadrature-phase received signal	In	42	10
STR	Symbol Timing from 89027	In	3	24
ED	Energy Detect input	In	41	9
TSYNC	Transmitter sync pulse to 89027	Out	10	35
SDATA	Serial Data to 89027	Out	1	17
SCLK	Serial Clock to 89027	Out	2	18
OH	Off-Hook control to DAA	Out	26	33
SH	Switch-Hook from dataphone	In	28	44
RI	Ring Indicator from DAA	In	27	42
AR	Aux Relay control to DAA	Out	25	38

## 89026 PINOUT (Continued)

Symbol	Function (89026)	Direction	Pin No.	
			48 pin	68 pin
TCL1	NVRAM Data I/O	I/O	23	20
TCL0	NVRAM SK	Out	24	19
B/ $\bar{C}$	103/V.21 default option	In	47	15
S/ $\bar{A}$	NVRAM CE	Out	22	21
D/ $\bar{S}$	Dumb/ $\bar{\text{Smart}}$ mode select	In	32	6
CONFIG	Custom Firmware Disable	In	40	8
$\bar{\text{TM}}$	Test Mode Indicator	Out	13	39
TXD	Transmitted data from DTE	In	6	27
RXD	Received data to DTE	Out	8	29
$\bar{\text{RTS}}$	Request to send from DTE	In	21	22
$\bar{\text{CTS}}$	Clear to Send to DTE	Out	20	23
$\bar{\text{DSR}}$	Data Set Ready to DTE	Out	19	30
$\bar{\text{DCD}}$	Data Carrier Detect to DTE	Out	18	31
$\bar{\text{DTR}}$	Data Terminal Ready from DTE	In	4	25
$\bar{\text{RCLK}}$	Received clock to DTE	Out	9	34
$\bar{\text{TCLK}}$	Transmit clock to DTE	Out	7	28
$\bar{\text{XTCLK}}$	External timing clock from DTE	In	5	26
$\bar{\text{SI}}$	Speed Indicator to DTE	Out	17	32
$\bar{\text{SS}}$	Speed select from DTE(4)	In	31	5
$\bar{\text{REMLB}}$	Remote Loopback Command from DTE	In	30	7
$\bar{\text{LCLLB}}$	Local Loopback Command from DTE	In	29	4
V <sub>CC</sub>	Positive power supply (+5V)	+5V	38	1
V <sub>PD</sub>	Ram back-up power	+5V	46	14
V <sub>REF</sub>	A/D converter reference	+5V	45	13
V <sub>SS1</sub>	Digital ground	GND	11	36
V <sub>SS2</sub>	Digital ground	GND	37	68
AGND	Analog ground	AGND	44	12
V <sub>BBS</sub>	Back-bias generator output	Out	12	37
$\bar{\text{EA}}$	External Memory enable	In	39	2
AD0-AD15	External memory access address/data(5)	I/O	—	60–45
$\bar{\text{AA}}$	Auto answer, ring indicator	Out	—	60
$\bar{\text{JS}}$	Jack select	Out	—	59
NMI	Non-maskable Interrupt (V <sub>SS</sub> )(1)	In	—	3
X2	Crystal output (NC)(2)	Out	35	66
CLKOUT	Clock output (NC)(2)	Out	—	65
$\bar{\text{TEST}}$	Factory test (V <sub>CC</sub> )(3)	In	—	64
INST	External memory instruction fetch	Out	—	63
ALE	Address latch enable	Out	34	62
$\bar{\text{RD}}$	External memory read	Out	33	61
READY	External memory ready (V <sub>CC</sub> )(3)	In	16	43
$\bar{\text{BHE}}$	External memory bus high enable	Out	15	41
$\bar{\text{WR}}$	External memory write	Out	14	40

## NOTES:


1. Pins marked with (V<sub>SS</sub>) must be connected to V<sub>SS</sub>.
2. Pins marked with (NC) are to be left unconnected.
3. Pins marked with (V<sub>CC</sub>) must be connected to V<sub>CC</sub>.
4.  $\bar{\text{SS}}$  pin reserved for future use.
5. With internal ROM enabled, AD0-AD1 are used as  $\bar{\text{AA}}$  and  $\bar{\text{JS}}$ .

## 89027 PINOUT

Symbol	Function (89027)	Direction	Pin No.
V <sub>CC</sub>	Positive Power Supply (Digital)	+5V	28
V <sub>BB</sub>	Negative Power Supply	-5V	15
V <sub>SS</sub>	Digital Ground	DGND	24
AGND	Analog Ground	AGND	21
AV <sub>CC</sub>	Positive Power Supply (Analog)	+5	7
X1	Xtal Oscillator	In	23
X2	Xtal Oscillator	Out	25
CLKOUT	12.96 MHz Clock output to 89026	Out	26
RST	Chip reset (active low)	In	20
HYB	Enable on-chip hybrid	In	10
AZ1	Auto-zero capacitor input	Out	16
AZ2	Auto-zero capacitor input	In	17
SDATA	Serial data from 89026	In	2
SCLK	Serial clock from 89026	In	1
TSYNC	Transmitter sync from 89026	In	3
STR	Symbol timing to 89026	Out	27
ED	Receiver energy detect to 89026	Out	18
I	In phase received signal to 89026	Out	13
Q	Quadrature-phase received signal to 89026	Out	14
AO1	Transmitter output	Out	6
AO2	Receiver input	In	12
AMP	Output to monitor speaker	Out	11
TX0	Transmitter level control	In	9
TX1	Transmitter level control	In	8
TX2	Transmitter level control	In	5
TX3	Transmitter level control	In	4

Unused pins:19, 22 must be left unconnected.






270222-2

270222-3

Figure 6a. 89027 Packages



270222-4

270222-5

Figure 6b. 89026 Packages

**OVERVIEW**

The 89024 Reference Manual details design information for the 89024 Modem Chip Set. It provides descriptions and specifications of the two chips comprising the 89024, the 89026 and the 89027. In addition, it describes the control interface between the two chips.

The reference manual also provides a full description of all the "AT" commands and S-registers supported by the 89024 Modem Chip Set.

**ORDERING INFORMATION**

Intel literature number: 296235-001

# 89024 2400 BPS INTELLIGENT MODEM CHIP SET

- For Public Switched Telephone Network and Unconditioned Leased Lines Applications
- V.22 bis, V.22 A/B, V.21, Bell 212A, and Bell 103 Compatible
- Serial Command Set Compatible with Hayes Smartmodem 2400
- Automatically Adapts to Remote Modem Type with Recognition of Data Rates
- DTMF and Pulse Dialing, with Automatic Selection of Dial Signaling
- On-Chip Hybrid and Billing Delay Timer
- On-Chip Serial Port and Handshake Signals for RS-232/V.24 Interface
- Telephone Line Audio Monitor Output
- Analog/Digital Loopback Diagnostics with Mark/Space Pattern Generation and Error Detection
- Simple Serial Interface to External EEPROM
- Easily Customized Command Set and Features
- Two Chip Intelligent Modem Solution with Minimal External Components
- No External  $\mu$ C Required
- Programmable Output Levels from -1 to -16 dBm
- Dial and Re-dial Capability
- Full Set of Control Signals for DAA Interface
- Local, External, or Slave Timing Options in Synchronous Mode
- Asynchronous Character Lengths of 8, 9, 10, 11 Bits
- Adaptive Equalization
- Capable of Detecting Dial, Busy, Ringback and Modem Answer Tones of Most North American and European Networks
- Auxilliary Relay Control Output




Figure 1. 89024 System Block Diagram

## GENERAL DESCRIPTION

The Intel 89024 chip set is a highly integrated, high performance, intelligent modem, providing a complete system in two chips. The system conforms to the following CCITT and Bell standards:

- CCITT V.22 bis  
2400 bps sync and async  
1200 bps sync and async (fall-back)
- CCITT V.22 A & B  
1200 bps sync and async  
600 bps sync and async (fall-back)
- CCITT V.21  
0 to 300 bps anisochronous
- BELL 212A  
1200 bps sync and async  
300 bps fall-back mode
- BELL 103  
0 to 300 bps anisochronous

The 89024 system consists of a 16 bit application specific processor (89026) and an analog front end device (89027). The 89026 processor performs all "Digital Signal Processing" algorithm execution for processing the modem signals, as well as providing all modem control functions typically performed by an external processor. The analog front end provides for 2 wire and 4 wire telephone line interface, D/A conversion, and most of the complex filtering functions required in QAM/PSK/FSK modems. Refer to Figure 1 for a simplified block diagram of the system.

In stand-alone modem applications, the 89024 chip set along with a Data Access Arrangement (DAA), a

serial EEPROM, and RS-232 driver/receivers, represent the circuitry required for implementing an auto-dial, auto-answer, 300 to 2400 bps, full duplex Hayes compatible intelligent modem.

A complete set of Hayes Smartmodem 2400 commands is provided for modem configuration and user interface. Virtually all PC software written for the Hayes Smartmodem 2400 can also be used with this chip set. Alternatively, in applications where user proprietary modem control commands and features are desired, the user can replace the 89024 internal command module with custom proprietary software resident in the 89026 microcontroller's on-chip ROM or an external memory device.

The 89024 has a set of default features. Upon power up, the modem configuration will be in accordance with these default options, unless a different configuration has been saved in the external EEPROM with the &W command.

The 89024 modem has built in auto-dialing and auto-answering capabilities. It can automatically adapt to the proper line signaling mode (Tone or Pulse), and to the type (CCITT or Bell) and speed of the calling or answering modem. It can also detect and identify call set-up signals of telephone networks, allowing unattended data call operation.

A full set of CCITT V.54 diagnostic loop-test features is supported. The chip set also provides a line signal for audio monitoring of call progress, a comprehensive set of DAA control lines for a simple interface to the telephone network, and a full complement of TTL level RS-232/ V.24 handshake signals.

### NOTICE:

Hayes is a registered trademark of Hayes Microcomputer Products, Inc.  
Smartmodem 2400 is a trademark of Hayes Microcomputer Products, Inc.  
Smartcom II is a registered trademark of Hayes Microcomputer Products, Inc.

**PACKAGING**

Both devices are available in standard DIP packages as well as PLCC packages for surface mount applications.




Figure 2. Device Packages

## CALL ESTABLISHMENT, TERMINATION AND RETRAIN

The 89024 modem system incorporates all protocols and functions required for automatic (or manual) establishment, progress and termination of a data call.

The modem chip-set has a built in auto-dialer, both DTMF and Pulse type, and is capable of automatically adapting to the telephone dial type. The dialing sequence on the telephone link conforms to the CCITT V.25 recommendations. An exception to the V.25 is that the interrupted calling tone will not be transmitted by the calling modem, as is suggested in V.22 bis.

The modem can detect the dial, busy and ringback signals at remote end, and will provide call progress messages to the user. The modem is capable of re-dialing the last number dialed, by one command.

The modem when configured for auto-answer, will answer an incoming call, remain silent for the two second billing delay interval, before transmitting the answer tones. Afterwards modem to modem identification and handshaking will proceed at a speed and operating mode acceptable to both ends of the link.

The data call can also be setup by manual dialing with the modems set to data mode, or by voice to data transfer by means of mechanical switch (exclusion key), using the  $\overline{SH}$  pin. Once set to data mode, the modem handshaking will proceed before the modems will be ready to accept and exchange data.

During data transmission, if one of the modems finds that the received data is likely to have a high bit error rate (indicated by a large mean square error in the adaptive equalizer), it initiates a retrain sequence. This automatic retrain feature is only available at 2400 bps, and conforms to CCITT V.22 bis recommendations.

Disconnection of the data call can be initiated by the DTE at the local end, or by the remote DTE, (if the modem is configured to accept it). Whether  $\overline{DTR}$  will initiate a disconnect, depends on the last &D command. Receiving a long space from a remote mo-

dem will initiate a disconnect only after a Y1 command. The optional disconnect requests originated by the remote modem, are of two types, (1) disconnect when receiving long-space, and (2) disconnect when received carrier is dropped. The modem chip-set can also be configured to transmit 'long-space' just before disconnection, in each of the aforementioned cases.

Because the CCITT and Bell modem connection protocols are quite different from each other and do not provide recognition of remote modem type (i.e. V.22 bis to 212A), the Intel chip-set provides the additional capability of identifying the remote modem type. This feature is beneficial during the migration phase of the technology from the 1200 bps to 2400 bps. In North America, where the installed base of 1200 bps modems is mostly made-up of 212A type, this feature allows a "Data Base Service Provider" to easily upgrade the existing 212A modems to 2400 bps V.22 bis standard, transparently, to 212A users. Similarly, a user with a 89024 based modem system can automatically call data bases with either 212A or V.22 bis modems, without concern over the difference. This feature's benefits are realized in smooth upgrading of data links, with minimum cost and reduced disruption in services. Refer to Table 1 for a detailed description of remote modem compatibility.

## SOFTWARE CONFIGURATION COMMANDS

This section lists the 89024 commands and registers that may be used while configuring the modem. Commands instruct the modem to perform an action, the value in the associated registers determine how the commands are performed, and the result codes returned by the modem tell the user about the execution of the commands.

The commands may be entered in a string, with or without spaces in between. Any spaces within or between commands will be ignored by the modem. During the entry of any command, the 'backspace' key (CNTRL H) can be used to correct any error. Upper case or lower case characters can be used in the commands. Commands described in the following paragraphs refer to asynchronous terminals using ASCII codes.

**Table 1. Remote Modem Compatibility**

Originating 89024 Modem		Answer Modem					
		Bell 300	Bell 1200	CCITT 300	CCITT 600	CCITT 1200	CCITT 2400
Bell	300	300	300	—	—	300*	300*
	1200	1200*	1200	—	—	1200	1200
CCITT	300	—	—	300	—	—	—
	600	—	—	—	600	—	—
	1200	1200*	1200	—	—	1200	1200
	2400	1200*	1200	—	—	1200	2400

Answering 89024 Modem		Originating Modem					
		Bell 300	Bell 1200	CCITT 300	CCITT 600	CCITT 1200	CCITT 2400
Bell	300	300	1200	—	—	1200	1200
	1200	300	1200	—	—	1200	1200
CCITT	300	—	—	300	—	—	—
	600	—	—	—	600	—	—
	1200	300*	1200	—	—	1200	1200
	2400	300*	1200	—	—	1200	2400

\* These connection data rates are obtained when connecting 89024 based modems end to end. The same results may not be obtained when a 89024 based modem is connected to other modems.

**Command Set**

AT	Attention code.
A	Go off-hook in answer mode
A/	Repeat previous command string
Bn	BELL/CCITT Protocol Compatibility at 1200 bps
Ds	The dialing commands (0-9 A B C D * # P R T S W , ; @)
En	Echo command (En)
Hn	Switch-Hook Control If &J1 option is selected, H1 will also switch the auxiliary relay
In	Request Product Code and Checksum
Ln	Speaker Volume
Mn	Monitor On/Off
O	On-Line
Qn	Result Codes
Sn = x	Write S Register
Sn	Read S Register
Vn	Enable Short-Form Result Codes
Xn	Enable Extended Result Code
Yn	Enable Long Space Disconnect
Z	Fetch Configuration Profile
+++	The Default Escape Code

**& Command Set (Continued)**

&C	DCD Options
&D	DTR Options
&F	Fetch Factory Configuration Profile
&G	Guard Tone
&J	Telephone Jack Selection
&L	Leased/Dial-up Line Selection
&M	Async/Sync Mode Selection
&P	Make/Break Pulse Ratio
&R	RTS/CTS Options
&S	DSR Options
&T	Test Commands
&W	Write Configuration to Non Volatile Memory
&X	Sync Clock Source
&Z	Store Telephone Number

## CONFIGURATION REGISTERS

The modem stores all the configuration information in a set of registers. Some registers are dedicated to special command and function, and others are bit-mapped, with different commands sharing the register space to store the command status.

S *	Ring to Answer
S1	Ring Count. (Read Only)
S2	Escape Code Character
S3	Carriage Return Character
S4	Line Feed Character
S5	Back Space Character
S6	Wait for Dial Tone
S7	Wait for Data Carrier
S8	Pause Time for the Comma Dial Modifier
S9	Carrier Detect Response Time
S10	Lost Carrier to Hang Up Delay
S11	Not Used
S12	Escape Code Guard Time
S13	Not Used
S14 *	Bit Mapped Option Register
S15	Not Used
S16	Modem Test Options
S17	Not Used
S18 *	Test Timer
S19	Not Used
S20	Not Used
S21 *	Bit Mapped Options Register
S22 *	Bit Mapped Options Register
S23 *	Bit Mapped Options Register
S24	Not Used
S25 *	Delay to DTR (Sync Only)
S26 *	RTS to CTS Delay (Half Dup.)
S27 *	Bit Mapped Options Register

**NOTE:**

\* These S registers can be stored in the EEPROM.

## Dial Modifiers

P	Pulse Dial
R	Originate call in Answer Mode
T	Tone Dial
S	Dial a stored number
W	Wait for dial tone
,	Delay a dial sequence
;	Return to command state
	Initiate a flash
@	Wait for quit
If neither P or T is specified in the command string, the modem automatically selects the proper dial mode.	

Example:

Terminal: AT &Z T 1 (602) 555-1212

Modem: OK

Result: Modem stores T16025551212 in the external EEPROM.

The number can be dialed from asynchronous mode by issuing the following command:

Terminal: AT DS

Modem: T16025551212

or by turning on  $\overline{\text{DTR}}$  when in Synchronous Mode 2. Up to 33 symbols (dial digits and dial modifiers) may be stored. Spaces and other delimiters are ignored and do not need to be included in the count. If more than 33 symbols are supplied, the dial string will be truncated to 33.

## APPLICATIONS OVERVIEW

The block diagram of a stand-alone 300 to 2400 bps Hayes compatible modem is depicted in Figure 3. The DAA section shown in this diagram may be obtained with FCC registration, or implemented using the suggested diagram in Figure 4.




Figure 3. Typical Modem Configuration




Figure 4. Typical Telephone Line Interface with Built In Hybrid



## SYSTEM COMPATIBILITY SPECIFICATIONS

Parameter	Specification																				
Synchronous	2400 bps $\pm$ 0.01% V.22 bis 1200 bps $\pm$ 0.01% V.22 and 212A 600 bps $\pm$ 0.01 V.22																				
Asynchronous	2400, 1200, 600 bps, character asynchronous. 0 - 300 bps anisochronous.																				
Asynchronous Speed Range	+ 2.3% - 2.5%, extended range option of CCITT standards in character asynchronous mode.																				
Asynchronous Format	8,9,10,11 bits, including start, stop, parity.																				
Synchronous Timing Source	Internal, derived from the local oscillator. External, provided by DTE through XTCLK. Slave, derived from the received clock.																				
Telephone Line Interface	Two wire full duplex over public switched network or 4 wire leased lines. On-chip hybrid and billing delay timers. Output level -1 to -16 dBm																				
Modulation	V.22 bis, 16 point QAM at 600 baud. V.22 and 212A, 4 point QAM at 600 baud. V.21 and 103, binary phase coherent FSK																				
Output Spectral Shaping	Square root of 75% raised cosine, QAM/PSK.																				
Transmit Carrier Frequencies V.22 bis, V.22, 212A  V.21 at 300 bps  Bell 103 mode	<table> <tbody> <tr> <td>Originate</td> <td>1200 Hz <math>\pm</math> .01%</td> </tr> <tr> <td>Answer</td> <td>2400 Hz <math>\pm</math> .01%</td> </tr> <tr> <td>Originate 'space'</td> <td>1180 Hz <math>\pm</math> .01%</td> </tr> <tr> <td>Originate 'mark'</td> <td>980 Hz <math>\pm</math> .01%</td> </tr> <tr> <td>Answer 'space'</td> <td>1850 Hz <math>\pm</math> .01%</td> </tr> <tr> <td>Answer 'mark'</td> <td>1650 Hz <math>\pm</math> .01%</td> </tr> <tr> <td>Originate 'space'</td> <td>1070 Hz <math>\pm</math> .01%</td> </tr> <tr> <td>Originate 'mark'</td> <td>1270 Hz <math>\pm</math> .01%</td> </tr> <tr> <td>Answer 'space'</td> <td>2020 Hz <math>\pm</math> .01%</td> </tr> <tr> <td>Answer 'mark'</td> <td>2225 Hz <math>\pm</math> .01%</td> </tr> </tbody> </table>	Originate	1200 Hz $\pm$ .01%	Answer	2400 Hz $\pm$ .01%	Originate 'space'	1180 Hz $\pm$ .01%	Originate 'mark'	980 Hz $\pm$ .01%	Answer 'space'	1850 Hz $\pm$ .01%	Answer 'mark'	1650 Hz $\pm$ .01%	Originate 'space'	1070 Hz $\pm$ .01%	Originate 'mark'	1270 Hz $\pm$ .01%	Answer 'space'	2020 Hz $\pm$ .01%	Answer 'mark'	2225 Hz $\pm$ .01%
Originate	1200 Hz $\pm$ .01%																				
Answer	2400 Hz $\pm$ .01%																				
Originate 'space'	1180 Hz $\pm$ .01%																				
Originate 'mark'	980 Hz $\pm$ .01%																				
Answer 'space'	1850 Hz $\pm$ .01%																				
Answer 'mark'	1650 Hz $\pm$ .01%																				
Originate 'space'	1070 Hz $\pm$ .01%																				
Originate 'mark'	1270 Hz $\pm$ .01%																				
Answer 'space'	2020 Hz $\pm$ .01%																				
Answer 'mark'	2225 Hz $\pm$ .01%																				
Receive Carrier Frequencies V.22 bis, V.22, 212A  V.21  Bell 103	<table> <tbody> <tr> <td>Originate</td> <td>2400 Hz <math>\pm</math> 7 Hz</td> </tr> <tr> <td>Answer</td> <td>1200 Hz <math>\pm</math> 7 Hz</td> </tr> <tr> <td>Originate 'space'</td> <td>1850 Hz <math>\pm</math> 12 Hz</td> </tr> <tr> <td>Originate 'mark'</td> <td>1650 Hz <math>\pm</math> 12 Hz</td> </tr> <tr> <td>Answer 'space'</td> <td>1180 Hz <math>\pm</math> 12 Hz</td> </tr> <tr> <td>Answer 'mark'</td> <td>980 Hz <math>\pm</math> 12 Hz</td> </tr> <tr> <td>Originate 'space'</td> <td>2020 Hz <math>\pm</math> 12 Hz</td> </tr> <tr> <td>Originate 'mark'</td> <td>2225 Hz <math>\pm</math> 12 Hz</td> </tr> <tr> <td>Answer 'space'</td> <td>1070 Hz <math>\pm</math> 12 Hz</td> </tr> <tr> <td>Answer 'mark'</td> <td>1270 Hz <math>\pm</math> 12 Hz</td> </tr> </tbody> </table>	Originate	2400 Hz $\pm$ 7 Hz	Answer	1200 Hz $\pm$ 7 Hz	Originate 'space'	1850 Hz $\pm$ 12 Hz	Originate 'mark'	1650 Hz $\pm$ 12 Hz	Answer 'space'	1180 Hz $\pm$ 12 Hz	Answer 'mark'	980 Hz $\pm$ 12 Hz	Originate 'space'	2020 Hz $\pm$ 12 Hz	Originate 'mark'	2225 Hz $\pm$ 12 Hz	Answer 'space'	1070 Hz $\pm$ 12 Hz	Answer 'mark'	1270 Hz $\pm$ 12 Hz
Originate	2400 Hz $\pm$ 7 Hz																				
Answer	1200 Hz $\pm$ 7 Hz																				
Originate 'space'	1850 Hz $\pm$ 12 Hz																				
Originate 'mark'	1650 Hz $\pm$ 12 Hz																				
Answer 'space'	1180 Hz $\pm$ 12 Hz																				
Answer 'mark'	980 Hz $\pm$ 12 Hz																				
Originate 'space'	2020 Hz $\pm$ 12 Hz																				
Originate 'mark'	2225 Hz $\pm$ 12 Hz																				
Answer 'space'	1070 Hz $\pm$ 12 Hz																				
Answer 'mark'	1270 Hz $\pm$ 12 Hz																				
Receiver Sensitivity	OFF to ON threshold -44 dBm at AO2 pin ON to OFF threshold -46 dBm at AO2 pin																				
Line Equalization	Fixed compromise equalization, transmit. Adaptive equalizer for PSK/QAM, receive.																				
Diagnostics Available	Local analog loopback. Local digital loopback. Remote digital loopback. Local interface loopback modem.																				
Self Test Pattern Generator	Alternate 'ones' and 'zeros' and error detector, to be used along with most loopbacks. A number indicating the bit errors detected is sent to DTE.																				

**TRANSMISSION PERFORMANCE SPECIFICATIONS**

Parameter	Specification
Test condition: Unconditioned 3002 line, across the full dynamic range. The noise bandwidth is 3 KHz flat.	
Random Noise	Bit Error rate of 1 in 100000 or better at 12 dB SNR at 300 bps, 5 dB SNR at 600 bps, 8 dB SNR at 1200 bps and 16 dB SNR at 2400 bps.
Frequency Offsets(1)	± 7 Hz.
Phase Jitter(1)	2400 bps - 15° peak to peak, at up to 300 Hz. 600, 1200 bps - 45° peak to peak, at up to 300 Hz.

**NOTE:**

1. There is no observable data errors for the received signals, for the above limits of line impairments. These impairments are applied one at a time in absence of noise.

**OTHER PERFORMANCE SPECIFICATIONS**

Parameter	Min	Typ	Max	Units	Comments
DTMF Level		1.0		dBm	at AO1
Tone 2nd Harmonic Distortion			-35	dB	HYB enabled into 600Ω
DTMF Twist (Balance)		3		dB	
Default Duration		70		ms	
Pulse Dialing Rate		10		pps	
Pulse Dialing Make/Break		39/61 33/67		% %	US UK, Hong Kong
Pulse Interdigit Interval		785		ms	
Billing Delay Interval			2.1	sec	
Guard Tone Frequency Amplitude		540 -3		Hz dB	referenced to High channel transmit.
Frequency Amplitude		1800 -6		Hz dB	
High Channel Transmit Amplitude		-1		dB	referenced to Low channel, Guard Tone enabled.
Guard Tone 2nd Harmonic Distortion			-50	dB	
Tone Detection Passband Frequency	290		665	Hz	3 dB Point
Tone Detection OFF to ON Threshold	-33			dBm	into 600Ω
Tone Detection ON to OFF Threshold	-44			dBm	into 600Ω
Dial Tone Detect Duration	3.0			sec	
Ringback Tone Detect Duration Cadence	0.75 1.5			sec	Off/On Ratio
Busy Tone Detect Duration Cadence	0.2 0.67		1.5	sec	Off/On Ratio

**89026 OVERVIEW**

The 89026 processor performs most of modulation, demodulation and user interface functions. This chip is available in a standard 48 pin package. An optional 68 pin version supports an external ROM, for user designed software. With this option, the signal processing algorithms resident in the 89026 can be controlled by the customer designed external software for proprietary modem control and call progress management applications. A block diagram of 89026 is provided in Figure 5.

This device contains a TTL compatible serial link to DTE/DCE equipment, along with a full complement of V.24/RS-232-C control signals. Alternatively, a UART or USART may be used to directly transfer data to/from a microcomputer bus. The device supports a complete set of Hayes compatible modem control commands. This compatibility facilitates communications between the 89024 and most PC software written for the Hayes Smartmodem 2400 product.

In the transmit operation, the 89026 synthesizes DTMF tones and the 300 bps FSK modem signal prior to transmitting them to the 89027 as digitized amplitude samples. During 1200 and 2400 bps operation, quadrature amplitude modulation (QAM) is used to send 2 or 4 bits of information at 600 baud to 89027. Since the QAM coding technique is an inherently synchronous transmission mechanism, during asynchronous QAM transmission, the asynchronous data is synchronized by adding or deleting stop bits. Following the synchronization process, the 89026 transmits digitized phase and amplitude samples to 89027 over a high speed serial link.

In the receive operation, the information is received by 89026 from 89027 as two signals which are 90 degrees phase shifted from each other. These analog signals are then digitized by the 89026's on-board A/D converter, and using DSP software algorithms the signals are gain adjusted, adaptively equalized for telephone line delay and amplitude distortion, and demodulated. Following the demodulation process by the 89026, the data is unscrambled, and if necessary, returned to asynchronous format.




Figure 5. 89026 Block Diagram

## 89026 PINOUT

Symbol	Function (89026)	Direction	Pin No.	
			48 pin	68 pin
CLKIN	12.96 MHz master clock from 89027	In	36	67
$\overline{\text{RST}}$	Chip reset (active low)	In	48	16
I	In-phase received signal	In	43	11
Q	Quadrature-phase received signal	In	42	10
STR	Symbol Timing from 89027	In	3	24
ED	Energy Detect input	In	41	9
TSYNC	Transmitter sync pulse to 89027	Out	10	35
SDATA	Serial Data to 89027	Out	1	17
SCLK	Serial Clock to 89027	Out	2	18
$\overline{\text{OH}}$	Off-Hook control to DAA	Out	26	33
SH	Switch-Hook from dataphone	In	28	44
RI	Ring Indicator from DAA	In	27	42
$\overline{\text{AR}}$	Aux Relay control to DAA	Out	25	38
TCL1	NVRAM Data I/O	I/O	23	20
TCL0	NVRAM SK	Out	24	19
B/ $\overline{\text{C}}$	103/V.21 default option	In	47	15
S/ $\overline{\text{A}}$	NVRAM CE	Out	22	21
D/ $\overline{\text{S}}$	Dumb/Smart mode select	In	32	6
CONFIG	Custom Firmware Disable	In	40	8
$\overline{\text{TM}}$	Test Mode Indicator	Out	13	39
TXD	Transmitted data from DTE	In	6	27
RXD	Received data to DTE	Out	8	29
$\overline{\text{RTS}}$	Request to send from DTE	In	21	22
$\overline{\text{CTS}}$	Clear to Send to DTE	Out	20	23
$\overline{\text{DSR}}$	Data Set Ready to DTE	Out	19	30
$\overline{\text{DCD}}$	Data Carrier Detect to DTE	Out	18	31
$\overline{\text{DTR}}$	Data Terminal Ready from DTE	In	4	25
$\overline{\text{RCLK}}$	Received clock to DTE	Out	9	34
$\overline{\text{TCLK}}$	Transmit clock to DTE	Out	7	28
$\overline{\text{XTCLK}}$	External timing clock from DTE	In	5	26
$\overline{\text{SI}}$	Speed Indicator to DTE	Out	17	32
$\overline{\text{SS}}$	Speed select from DTE <sup>(4)</sup>	In	31	5
$\overline{\text{REMLB}}$	Remote Loopback Command from DTE	In	30	7
$\overline{\text{LCLLB}}$	Local Loopback Command from DTE	In	29	4
VCC	Positive power supply (+5V)	+5V	38	1
V <sub>PD</sub>	Ram back-up power	+5V	46	14
V <sub>REF</sub>	A/D converter reference	+5V	45	13
V <sub>SS1</sub>	Digital ground	GND	11	36
V <sub>SS2</sub>	Digital ground	GND	37	68
AGND	Analog ground	AGND	44	12
V <sub>BBS</sub>	Back-bias generator output	Out	12	37
$\overline{\text{EA}}$	External Memory enable	In	39	2
AD0-AD15	External memory access address/data <sup>(5)</sup>	I/O	-	60-45
$\overline{\text{AA}}$	Auto Answer, Ring Indicator	Out	-	60
$\overline{\text{JS}}$	Jack Select	Out	-	59

**89026 PINOUT** (Continued)

Symbol	Function (89026)	Direction	Pin No.	
			48 pin	68 pin
NMI	No-maskable Interrupt( $V_{SS}$ )(1)	In	-	3
X2	Crystal output(NC)(2)	Out	35	66
CLKOUT	Clk output (NC)(2)	Out	-	65
$\overline{\text{TEST}}$	Factory test( $V_{CC}$ )(3)	In	-	64
INST	External memory instruction fetch	Out	-	63
ALE	Address latch enable	Out	34	62
$\overline{\text{RD}}$	External memory read	Out	33	61
READY	External memory ready( $V_{CC}$ )(3)	In	16	43
$\overline{\text{BHE}}$	External memory bus high enable	Out	15	41
$\overline{\text{WR}}$	External memory write	Out	14	40

**NOTES:**

1. Pins marked with ( $V_{SS}$ ) must be connected to  $V_{SS}$ .
2. Pins marked with (NC) are to be left unconnected.
3. Pins marked with ( $V_{CC}$ ) must be connected to  $V_{CC}$ .
4.  $\overline{\text{SS}}$  pin reserved for future use.
5. With internal ROM enabled, AD0-AD1 are used as  $\overline{\text{AA}}$  and  $\overline{\text{JS}}$ .

**89026 PIN DESCRIPTION** **$\overline{\text{XTCLK}}$** 

Transmitter timing from DTE, when external clock option is selected.

**TXD**

The serial data from DTE to be transmitted on the line. A logic 'high' is mark. In synchronous mode, 89026 samples this data on the rising edges of  $\overline{\text{TCLK}}$ .

 **$\overline{\text{TCLK}}$** 

Clock output from 89026 as timing source for data exchange from DTE to modem. Serial data is read on the rising edges of the  $\overline{\text{TCLK}}$ . This output is High in asynchronous mode.

**RXD**

The serial data to DTE. 'Mark' is a logic High. In synchronous mode, the rising edge of  $\overline{\text{RCLK}}$  occurs in the middle of RXD.

 **$\overline{\text{RCLK}}$** 

Synchronous clock output. Rising edge of  $\overline{\text{RCLK}}$  occurs in the middle of each RXD bit. This pin remains High in asynchronous mode.

 **$V_{BBS}$** 

This pin to be connected to AGND through a 0.01  $\mu\text{F}$  capacitor.

 **$\overline{\text{TM}}$** 

A Low indicates maintenance condition in the modem.

 **$\overline{\text{DCD}}$** 

In async operation,  $\overline{\text{DCD}}$  remains Low regardless of data carrier (default), or it can be programmed to indicate received carrier signal is within the required timing and amplitude limits. In sync operation Low indicates the received carrier signal is within the required timing and amplitude limits.

 **$\overline{\text{DSR}}$** 

Low indicates modem is off-hook, and it is in data transmission mode, and the answer tone is being exchanged.  $\overline{\text{CTS}}$  Low indicates modem is prepared to accept data.

 **$\overline{\text{RTS}}$** 

In async mode  $\overline{\text{RTS}}$  is ignored. Under command control, in sync mode  $\overline{\text{RTS}}$  can be ignored, or the modem can respond with a Low on  $\overline{\text{CTS}}$ .

 **$\overline{\text{DTR}}$** 

&D0 command will cause the modem to ignore  $\overline{\text{DTR}}$ . For &D1 the modem assumes the asynchronous command state on a Low to High transition of the  $\overline{\text{DTR}}$  circuit. The &D2 command does the same as &D1 except the state of  $\overline{\text{DTR}}$  will enable/disable auto answer. A Low to High transition of  $\overline{\text{DTR}}$  after the &D3 command will cause the modem to assume the initialization state.

 **$\text{B}/\overline{\text{C}}$** 

Low configures the modem to CCITT V.21. High will configure the modem to Bell 103, when at 300 bps speed. This pin only affects the modem in 300 bps operation.

**TCL1, TCL0**

These pins are used as the serial clock and data for interface to an EEPROM. Refer to Figure 3. TCL0 is used to output a clock and serial data is read in on TCL1.

**$\overline{AR}$**

This Auxiliary relay control is for switching a relay for voice or data calls. High is voice, Low is data.

**$\overline{RI}$**

A Low signal from DAA indicates line ringing. This input is ignored when the modem is configured for leased line. This signal should follow the ring cadence.

**$\overline{OH}$**

Low controls off hook. High indicates on hook. When dialing, this control is used to pulse dial the line.

**$\overline{SH}$**

Used as a telephone voice to data switch or vice versa. Any logic level transition will toggle the modem state. This input is ignored, if a software command attempts to switch the modem between voice and data.

**$\overline{AA}$**

Used as an indicator for Auto Answer status and Ring indicator. Active low.

**$\overline{LCLLB}$**

A Low will set the modem in the local analog loopback test mode. Logic Low levels applied simultaneously to  $\overline{REMLB}$  and  $\overline{LCLLB}$  pins, sets the modem to the local digital loopback.

**$\overline{REMLB}$**

A logic Low on this pin initiates a remote loopback condition.

**$\overline{SI}$**

Selects one of the two data rates or ranges of rates in the DTE to correspond to the rate in modem. Low selects the higher rate (2400 CCITT/1200 BELL) or range of rates. High selects the Low rate or range of rates.

**$D/\overline{S}$**

A Low on this pin will indicate the smart mode which will respond to all commands. A High will ignore all commands.

**$V_{REF}$**

Voltage reference for the analog to digital converter should be connected to the 89027 AVcc.

**$V_{PD}$**

The internal RAM power down supply voltage to be connected to 5 Volts during normal operation.

**$S/\overline{A}$**

The function of this pin is re-defined as external NVRAM CE.

**CONFIG**

Low enables access to custom software modules.

**$\overline{EA}$**

High accesses internal memory. Low accesses external memory.

**$\overline{JS}$**

Low is used to pulse A and A1 leads to control a 1A2 Key System jack.

**89026 ABSOLUTE MAXIMUM RATINGS\***

Temperature Under Bias .....	- 10 to + 80° C
Storage Temperature .....	- 40 to + 125° C
Voltage from Any Pin to V <sub>SS</sub> or AGND .....	- 0.3V to + 7.0V
Average Output Current from Any Pin .....	10 mA
Power Dissipation .....	1.5 Watts

*\*Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.*

**NOTICE: Specifications contained within the following tables are subject to change.**

## OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Units
TA	Ambient Temperature Under Bias	0	+70	C
V <sub>CC</sub>	Digital Supply Voltage	4.75	5.25	V
V <sub>REF</sub>	Analog Supply Voltage	4.75 V <sub>CC</sub> - .3	5.25 V <sub>CC</sub> + .3	V V
FREQ	CLKIN Frequency 12.96 Mhz	-0.01%	+0.01%	
V <sub>PD</sub>	Power-Down Supply Voltage	4.75	5.25	V

## NOTE:

V<sub>BBS</sub> should be connected to AGND through a 0.01  $\mu$ F capacitor. AGND, V<sub>SS</sub> and the 89027 V<sub>SS</sub>, AGND must be nominally at the same potential.

## DC CHARACTERISTICS

Symbol	Parameter	Min	Max	Units	Comments
V <sub>IL</sub>	Input Low Voltage	-0.3	+0.8	V	Except $\overline{\text{RST}}$
V <sub>IL1</sub>	Input Low Voltage, $\overline{\text{RST}}$	-0.3	+0.7	V	
V <sub>IH</sub>	Input High Voltage	2.0	V <sub>CC</sub> + .5	V	Except $\overline{\text{RST}}$ , NMI, CLKIN
V <sub>IH1</sub>	Input High Voltage, $\overline{\text{RST}}$ Rising	2.4	V <sub>CC</sub> + .5	V	
V <sub>IH2</sub>	Input High Voltage, $\overline{\text{RST}}$ Falling	2.1	V <sub>CC</sub> + .5	V	
V <sub>IH3</sub>	Input High Voltage, NMI, CLKIN	2.4	V <sub>CC</sub> + .5	V	
V <sub>OL</sub>	Output Low Voltage		0.45	V	See Note 1.
V <sub>OH</sub>	Output High Voltage	2.4		V	See Note 2.
I <sub>CC</sub>	V <sub>CC</sub> Supply Current		200	mA	All outputs disconnected
I <sub>PD</sub>	V <sub>PD</sub> Supply Current		1	mA	Normal operation and Power-Down
I <sub>REF</sub>	V <sub>REF</sub> Supply Current		15	mA	
I <sub>LI</sub>	Input Leakage Current		$\pm 10$	$\mu$ A	V <sub>in</sub> = 0 to V <sub>CC</sub> See Note 3
I <sub>IH</sub>	Input High Current to $\overline{\text{EA}}$		100	$\mu$ A	V <sub>IH</sub> = 2.4V
I <sub>IL</sub>	Input Low Current		-100	$\mu$ A	V <sub>IL</sub> = 0.45V See Note 4
I <sub>IL1</sub>	Input Low Current to $\overline{\text{RST}}$		-2	mA	V <sub>IL</sub> = 0.45V
I <sub>IL2</sub>	Input Low Current S/ $\overline{\text{A}}$ , $\overline{\text{SH}}$ , $\overline{\text{RI}}$ , READY		-50	$\mu$ A	V <sub>IL</sub> = 0.45V
C <sub>s</sub>	Pin Capacitance (Any Pin to V <sub>SS</sub> )		10	pF	1 MHz

## NOTES:

1. I<sub>OL</sub> = 0.36 mA for pins T<sub>CL0</sub>, T<sub>CL1</sub>, B/ $\overline{\text{C}}$ , R<sub>T $\overline{\text{S}}$</sub> ,  $\overline{\text{CTS}}$ ,  $\overline{\text{DSR}}$ ,  $\overline{\text{DCD}}$ ,  $\overline{\text{SI}}$ ,  $\overline{\text{AR}}$ , and  $\overline{\text{OH}}$ . Also if AD0 - AD15 are configured as I/O ports.

I<sub>OL</sub> = 2.0 mA for  $\overline{\text{TM}}$ , CLKOUT, ALE, B $\overline{\text{HE}}$ ,  $\overline{\text{RD}}$ ,  $\overline{\text{WR}}$ , RXD,  $\overline{\text{TCLK}}$ , and AD0 - AD15 when used as external memory bus.

2. I<sub>OH</sub> = -20  $\mu$ A for pins T<sub>CL0</sub>, T<sub>CL1</sub>, B/ $\overline{\text{C}}$ , R<sub>T $\overline{\text{S}}$</sub> ,  $\overline{\text{CTS}}$ ,  $\overline{\text{DSR}}$ ,  $\overline{\text{DCD}}$ ,  $\overline{\text{SI}}$ ,  $\overline{\text{AR}}$ , and  $\overline{\text{OH}}$ .

I<sub>OH</sub> = -200  $\mu$ A for  $\overline{\text{TM}}$ , CLKOUT, ALE, B $\overline{\text{HE}}$ ,  $\overline{\text{RD}}$ ,  $\overline{\text{WR}}$ , RXD,  $\overline{\text{TCLK}}$ , and AD0 - AD15 when used as external memory bus. AD0 - AD15 when used as I/O ports, have open-drain outputs.

3. For pins D $\overline{\text{TR}}$ , XTCLK, TXD, D/ $\overline{\text{S}}$ ,  $\overline{\text{SS}}$ , REMLB, L $\overline{\text{CLL}}$ B, CONFIG, AD0-AD15.

4. T<sub>CL0</sub>, T<sub>CL1</sub>, B/ $\overline{\text{C}}$ , R<sub>T $\overline{\text{S}}$</sub> .

5. Power must be applied to the device in the following sequence: V<sub>SS</sub> first, then V<sub>CC</sub>.

**AC CHARACTERISTICS** ( $V_{CC}$ ,  $V_{PD}$  = 4.75 to 5.25 Volts;  $T_A$  = 0°C to 70°C; CLKIN = 12.96 MHz)

Test Conditions: Load capacitance on output pins = 80 pF  
Frequency = 12.96 MHz

**Timing Requirements**

Symbol	Parameter	Min	Max	Units
TAVDV	Address Valid to Input Data Valid		$5T_{osc} - 90$	ns
TRLDV	$\overline{RD}$ Active to Input Data Valid		$3T_{osc} - 60$	ns
TRXDX	Data Hold after $\overline{RD}$ Inactive (1)	0		ns
TRXDZ	$\overline{RD}$ Inactive to Input Data Float (1)		$T_{osc} - 20$	ns

**Timing Responses**

Symbol	Parameter	Min	Max	Units
FXTAL	CLKIN Frequency	-0.01%	+0.01%	
$T_{osc}$	CLKIN Period	77		ns
TCHCH	CLKOUT Period (1)	$3T_{osc} (2)$	$3T_{osc} (2)$	ns
TCHCL	CLKOUT High Time	$T_{osc} - 20$	$T_{osc} + 20$	ns
TCLLH	CLKOUT Low to ALE High	-5	20	ns
TLLCH	ALE Low to CLKOUT High	$T_{osc} - 20$	$T_{osc} + 40$	ns
TLHLL	ALE Pulse Width	$T_{osc} - 25$	$T_{osc} + 15$	ns
TAVLL	Address Setup to End of ALE	$T_{osc} - 50$		ns
TLLRL	End of ALE to $\overline{RD}$ or $\overline{WR}$ active	$T_{osc} - 20$		ns
TLLAX	Address Hold after End of ALE	$T_{osc} - 20$		ns
TWLWH	$\overline{WR}$ Pulse Width	$2T_{osc} - 35$		ns
TQVWX	Output Data Setup to End of $\overline{WR}$	$2T_{osc} - 60$		ns
TWXQX	Output Data Hold after End of $\overline{WR}$	$T_{osc} - 25$		ns
TWXLH	End of $\overline{WR}$ to next ALE	$2T_{osc} - 30$		ns
TRLRH	$\overline{RD}$ Pulse Width	$3T_{osc} - 30$		ns
TRHLH	End of $\overline{RD}$ to next ALE	$T_{osc} - 25$		ns


**NOTES:**

(1) This specification is not tested, but is verified by design analysis and/or derived from other tested parameters.

(2) CLKOUT is directly generated as a divide by 3 of the oscillator. The period will be  $3T_{osc} \pm 10$  nsec if  $T_{osc}$  is constant and the rise and fall times on XTAL are less than 10 nsec.



WAVEFORM



270242-9

Figure 6. Bus Signal Timings

**89027 OVERVIEW**

The 89027 is a 28 pin CMOS analog front end device, which performs most of the complex filtering functions in modem transmitters and receivers. A general block diagram of this chip is provided in Figure 7. Most of the analog signal processing functions in this chip are implemented with CMOS switched capacitor technology. The 89027 functions are controlled by 89026, through a high speed serial data link.

During FSK transmit operation, the 89027 receives digitally synthesized mark and space sinusoid amplitude information from the 89026. The 89027 converts the signal to its analog equivalent, filters it, and transmits it to the telephone line. For QAM transmission, the signal constellation points are transferred to the 89027. This information is modulated into an analog signal, passed through spectral shaping fil-

ters, combined with the necessary guard tone, smoothed by a low pass filter, and transmitted to the line. Prior to transmitting either FSK or QAM signals to the telephone line, the 89027 adjusts the signal gain through an on-board programmable gain amplifier.

During the receive operation, the received FSK and QAM signals are passed through anti-alias filters, bandsplit filters, automatic gain control and carrier detect circuits, a Hilbert transform filter, and the output sent to the 89026 processor as analog signals.

Other functions provided by the 89027 are: an on-board two wire to four wire circuit with disable capability, an audio monitor output with software configurable gain, and a programmable gain transmit signal.

The 89027 is available in 28 pin plastic DIP and PLCC packages.




Figure 7. 89027 Block Diagram

**89027 PINOUT**

Symbol	Function (89027)	Direction	Pin No.
V <sub>CC</sub>	Positive Power Supply (Digital)	+ 5V	28
V <sub>BB</sub>	Negative Power Supply	- 5V	15
V <sub>SS</sub>	Digital Ground	DGND	24
AGND	Analog Ground	AGND	21
AV <sub>CC</sub>	Positive Power Supply (Analog)	+ 5	7
X1	Xtal Oscillator	In	23
X2	Xtal Oscillator	Out	25
CLKOUT	12.96 MHz Clock output to 89026	Out	26
RST	Chip reset (active low)	In	20
HYB	Enable on-chip hybrid	In	10
AZ1	Auto-zero capacitor	Out	16
AZ2	Auto-zero capacitor	In	17
SDATA	Serial data from 89026	In	2
SCLK	Serial clock from 89026	In	1
TSYNC	Transmitter sync from 89026	In	3
STR	Symbol timing to 89026	Out	27
ED	Receiver energy detect to 89026	Out	18
I	In phase received signal to 89026	Out	13
Q	Quadrature-phase received signal to 89026	Out	14
AO1	Transmitter output	Out	6
AO2	Receiver input	In	12
AMP	Output to monitor speaker	Out	11
TX0	Transmitter level control (LSB)	In	9
TX1	Transmitter level control	In	8
TX2	Transmitter level control	In	5
TX3	Transmitter level control (MSB)	In	4

Unused pins: 19, 22 must be left unconnected.

**89027 Pinout Description****TX0-3**

These four pins control the transmitted signal level. The output level can be adjusted from -1 dBm to -16 dBm in 1 dB steps.

**HYB**

This pin enables the on-chip hybrid. A line impedance matching network must be connected between AO1 and AO2 when HYB is enabled. If HYB is disabled and an external 4W/2W hybrid is used, the hybrid receive path must be amplified by 6 dB.

**AO1**

Transmitter output.

**AO2**

Receiver input.

**AMP**

This output can be used to monitor the call progress tones and operation of the line.

**ABSOLUTE MAXIMUM RATINGS**

Temperature Under Bias ..... -10 to +80° C  
 Storage Temperature ..... -40 to +125° C  
 All Input and Output Voltages  
     with Respect to  $V_{BB}$  ..... -0.3V to +13.0V  
 All Input and Output Voltages  
     with Respect to  $V_{CC}$  &  $AV_{CC}$  ..... -13.0V to 0.3V

Power Dissipation ..... 1.35W  
 Voltage with Respect  
     to  $V_{SS}^{(1)}$  ..... -0.3V to 6.5V

**NOTE:**

1. Applies to pins SCLK, SDATA, TSYNC,  $\overline{RST}$ , HYB, TX0-TX3 only.

**POWER DISSIPATION** Ambient Temp = 0° to 70° C,  $V_{CC} = AV_{CC} = 5 \pm 5\%$ ,  $V_{SS} = AGND = 0$ .

Symbol	Parameter	Min	Typ	Max	Units
Iccl	$V_{CC}$ Operating Current		15		mA
Ibbl	$V_{BB}$ Operating Current		15		mA
Icco	$V_{CC}$ Standby Current		2		mA
Oboe	$V_{BB}$ Standby Current		2		mA
Pdo	Standby Power Dissipation		20		mW
Pdi	Operating Power Dissipation		150		mW

**DC CHARACTERISTICS** ( $T_a = 0^\circ\text{C}$  to  $70^\circ\text{C}$ ,  $V_{CC} = \pm 5\%$ ,  $V_{BB} = \pm 5\%$ ,  $AGND = V_{SS} = 0V$ ), supply voltage must be at the same potential as the 89026 power supply. Typical Values are for  $T_a = 25^\circ\text{C}$  and nominal power supply values. Power must be applied in the following sequence:  $V_{SS}$ ,  $AGND$ ,  $V_{BB}$ ,  $V_{CC}$ , and  $AV_{CC}$ .  $V_{CC}$ ,  $AV_{CC}$  and 89206  $V_{REF}$  must be nominally at the same potential.

Digital Inputs: TX0, TX1, TX2, TX3, HYB,  $\overline{RST}$

Digital Outputs: CLKOUT

Symbol	Parameter	Min	Typ	Max	Units	Test Condition
Iil	Input Leakage Current	-10		+10	$\mu\text{A}$	$V_{BB} \leq V_{in} \leq V_{CC}$
Vil	Input Low Voltage	$V_{SS}$		0.8	V	
Vih	Input High Voltage	2.0		$V_{CC}$	V	
Vol	Output Low Voltage			0.4	V	$I_{ol} \geq -1.6\text{mA}$ , 1 TTL load
Voh	Output High Voltage	2.4			V	$I_{ch} \leq 50\mu\text{a}$ , 1 TTL load
Vcc1	CLKOUT Low Voltage			0.4	V	$C1 = 60\text{ pF}$
Vcoh	CLKOUT High Voltage	2.4			V	$C1 = 60\text{ pF}$

**AC CHARACTERISTICS** ( $T_a = 25^\circ\text{C}$ ,  $V_{CC} = AV_{CC} = 5\text{ V}$ ,  $V_{SS} = \text{AGND} = 0$ ,  $V_{BB} = -5\text{ V}$ )

**ANALOG INPUTS: AO2**

Parameter	Min	Typ	Max	Units	Test Condition
AO2 Input Voltage Range			-9	dBm	
AO2 Input Resistance		10		Mohms	$-3.5\text{V} < V_{in} < +3.5\text{V}$
AO2 Allowed DC offset	-30		+30	mV	Relative to AGND

**AUTO ZERO CAPACITANCE**

Capacitance =  $0.02\ \mu\text{F}$   
 Tolerance =  $\pm 10\%$   
 Voltage Rating =  $10\text{V}$   
 Type = Non-Electrolytic, low leakage.




Figure 8. Crystal Equivalent Circuit

**CRYSTAL REQUIREMENTS**

Parameter	Min	Typ	Max	Unit	Comments
Frequency Temp. Drift ( $0^\circ\text{C} - +70^\circ\text{C}$ )	-0.002%		+0.002% 0.0015%	12.960 Mhz	Refer to Figure 8
Rx		10	16	ohms	
Cx		0.024		pF	
Co	5.1	5.6	6.1	pF	
CL	-5%		+5%	33 pF	2 Load Capacitors

Crystal Type: Parallel Resonant

**ANALOG OUTPUTS: A01, AMP**


Parameter	Min	Typ	Max	Units	Test Condition
Load Resistance A01 AMP	600 10			ohms Kohms	
Load Capacitance AMP			100	pF	
Audio Amp Output Level		+1 -8 -15 -56		dBm dBm dBm dBm	Controlled via the Hayes commands. No signal input

**TRANSMIT LEVEL**

OUTPUT TRANSMIT LEVEL (1)	TX 3,2,1,0	Typ	Units
	0 0 0 0	-1	dBm
	0 0 0 1	-2	dBm
	•	•	•
	•	•	•
	•	•	•
	1 1 1 0	-15	dBm
	1 1 1 1	-16	dBm

**NOTE:**

1. For FSK, PSK, QAM xmit signal. HYB is enabled into a 600Ω network and measured at A02. Refer to Figure 9 for test setup.



**Figure 9. Transmitter Test Setup**

**89024 REFERENCE MANUAL**

**Overview**

The 89024 Reference Manual details design information for the 89024 Modem Chip Set. It provides descriptions and specifications of the two chips comprising the 89024, the 89026 and the 89027. In addition, it describes the control interface between the two chips.

The reference manual also provides a full description of all the "AT" commands and S-registers supported by the 89024 Modem Chip Set.

**ORDERING INFORMATION**

Intel literature number: 296235-001