



# HIGH SPEED 64K (4K X 16 BIT) SEQUENTIAL ACCESS RANDOM ACCESS MEMORY (SARAM™)

IDT70824S/L

## Features


- ◆ High-speed access
  - Military: 35/45ns (max.)
  - Commercial: 20/25/35/45ns (max.)
- ◆ Low-power operation
  - IDT70824S
    - Active: 775mW (typ.)
    - Standby: 5mW (typ.)
  - IDT70824L
    - Active: 775mW (typ.)
    - Standby: 1mW (typ.)
- ◆ 4K x 16 Sequential Access Random Access Memory (SARAM™)
  - Sequential Access from one port and standard Random Access from the other port
  - Separate upper-byte and lower-byte control of the Random Access Port
- ◆ High speed operation
  - 20ns tAA for random access port
  - 20ns tCD for sequential port
  - 25ns clock cycle time
- ◆ Architecture based on Dual-Port RAM cells

- ◆ Compatible with Intel BMIC and 82430 PCI Set
- ◆ Width and Depth Expandable
- ◆ Sequential side
  - Address based flags for buffer control
  - Pointer logic supports up to two internal buffers
- ◆ Battery backup operation - 2V data retention
- ◆ TTL-compatible, single 5V (±10%) power supply
- ◆ Available in 80-pin TQFP and 84-pin PGA
- ◆ Military product compliant to MIL-PRF-38535 QML
- ◆ Industrial temperature range (-40°C to +85°C) is available for selected speeds

## Description

The IDT70824 is a high-speed 4K x 16-Bit Sequential Access Random Access Memory (SARAM). The SARAM offers a single-chip solution to buffer data sequentially on one port, and be accessed randomly (asynchronously) through the other port. The device has a Dual-Port RAM based architecture with a standard SRAM interface for the random (asynchronous) access port, and a clocked interface with counter se-

## Functional Block Diagram



3099 drw 01



APRIL 2000

quencing for the sequential (synchronous) access port.

Fabricated using CMOS high-performance technology, this memory device typically operates on less than 775mW of power at maximum high-speed clock-to-data and Random Access. An automatic power down feature, controlled by  $\overline{CE}$ , permits the on-chip circuitry of each port to enter a very low standby power mode.

The IDT70824 is packaged in a 80-pin Thin Quad Flatpack (TQFP) or 84-pin Pin Grid Array (PGA). Military grade product is manufactured in compliance with the latest revision of MIL-PRF-38535 QML, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

### Pin Configurations<sup>(1,2,3)</sup>



**NOTES:**

1. All Vcc pins must be connected to power supply.
2. All GND pins must be connected to ground supply.
3. PN80-1 package body is approximately 14mm x 14mm x 1.4mm.  
G84-3 package body is approximately 1.12 in x 1.12 in x .16 in.
4. This package code is used to reference the package diagram.
5. This text does not indicate orientation of the actual part-marking.

**Pin Descriptions: Random Access Port<sup>(1)</sup>**

SYMBOL	NAME	I/O	DESCRIPTION
A0-A11	Address Lines	I	Address inputs to access the 4096-word (16-Bit) memory array.
I/O0-I/O15	Inputs/Outputs	I	Random access data inputs/outputs for 16-Bit wide data.
$\overline{CE}$	Chip Enable	I	When $\overline{CE}$ is LOW, the random access port is enabled. When $\overline{CE}$ is HIGH, the random access port is disabled into power-down mode and the I/O outputs are in the High-impedance state. All data is retained during $\overline{CE} = V_{IH}$ , unless it is altered by the sequential port $\overline{CE}$ and $\overline{CMD}$ may not be LOW at the same time.
$\overline{CMD}$	Control Register Enable	I	When $\overline{CMD}$ is LOW, address lines A0-A2, $\overline{R/\overline{W}}$ , and inputs and outputs I/O0-I/O12, are used to access the control register, the flag register and the start and end of buffer registers. $\overline{CMD}$ and $\overline{CE}$ may not be LOW at the same time.
$\overline{R/\overline{W}}$	Read/Write Enable	I	If $\overline{CE}$ is LOW and $\overline{CMD}$ is HIGH, data is written into the array when $\overline{R/\overline{W}}$ is LOW and read out of the array when $\overline{R/\overline{W}}$ is HIGH. If $\overline{CE}$ is HIGH and $\overline{CMD}$ is LOW, $\overline{R/\overline{W}}$ is used to access the buffer command registers. $\overline{CE}$ and $\overline{CMD}$ may not be LOW at the same time.
$\overline{OE}$	Output Enable	I	When $\overline{OE}$ is LOW and $\overline{R/\overline{W}}$ is HIGH, I/O0-I/O15 outputs are enabled. When $\overline{OE}$ is HIGH, the I/O outputs are in the High-impedance state.
$\overline{LB}$ , $\overline{UB}$	Lower Byte, Upper Byte Enables	I	When $\overline{LB}$ is LOW, I/O0-I/O7 are accessible for read and write operations. When $\overline{LB}$ is HIGH, I/O0-I/O7 are tri-stated and blocked during read and write operations. $\overline{UB}$ controls access for I/O8-I/O15 in the same manner and is asynchronous from $\overline{LB}$ .
Vcc	Power Supply	I	Seven +5 power supply pins. All Vcc pins must be connected to the same +5V Vcc supply.
GND	Ground	I	Ten ground pins. All ground pins must be connected to the same ground supply.

3099 tbl 01

**Pin Descriptions: Sequential Access Port<sup>(1)</sup>**

SYMBOL	NAME	I/O	DESCRIPTION
S/I/O0-15	Inputs/Outputs	I/O	Sequential data inputs/outputs for 16-bit wide data.
SCLK	Clock	I	S/I/O0-S/I/O15, $\overline{SCE}$ , $\overline{SR/\overline{W}}$ , and SLD are registered on the LOW-to-HIGH transition of SCLK. Also, the sequential access port address pointer increments by 1 on each LOW-TO-HIGH transition of SCLK when $\overline{CNTEN}$ is LOW.
$\overline{SCE}$	Chip Enable	I	When $\overline{SCE}$ is LOW, the sequential access port is enabled on the LOW-to-HIGH transition of SCLK. When $\overline{SCE}$ is HIGH, the sequential access port is disabled into powered-down mode on the LOW-to-HIGH transition of SCLK, and the S/I/O outputs are in the High-impedance state. All data is retained, unless altered by the random access port.
$\overline{CNTEN}$	Counter Enable	I	When $\overline{CNTEN}$ is LOW, the address pointer increments on the LOW-to-HIGH transition of SCLK. This function is independent of $\overline{CE}$ .
$\overline{SR/\overline{W}}$	Read/Write Enable	I	When $\overline{SR/\overline{W}}$ and $\overline{SCE}$ are LOW, a write cycle is initiated on the LOW-to-HIGH transition of SCLK. When $\overline{SR/\overline{W}}$ is HIGH, and $\overline{SCE}$ and $\overline{SOE}$ are LOW, a read cycle is initiated on the LOW-to-HIGH transition of SCLK. Termination of a write cycle is done on the LOW-to-HIGH transition of SCLK if $\overline{SR/\overline{W}}$ or $\overline{SCE}$ is HIGH.
$\overline{SLD}$	Address Pointer Load Control	I	When $\overline{SLD}$ is sampled LOW, there is an internal delay of one cycle before the address pointer changes. When $\overline{SLD}$ is LOW, data on the inputs S/I/O0-S/I/O11 is loaded into a data-in register on the LOW-to-HIGH transition of SCLK. On the cycle following $\overline{SLD}$ , the address pointer changes to the address location contained in the data-in register. $\overline{SSTRT1}$ and $\overline{SSTRT2}$ may not be LOW while $\overline{SLD}$ is LOW or during the cycle following $\overline{SLD}$ .
$\overline{SSTRT1}$ , $\overline{SSTRT2}$	Load Start of Address Register	I	When $\overline{SSTRT1}$ or $\overline{SSTRT2}$ is LOW, the start of address register #1 or #2 is loaded into the address pointer on the LOW-to-HIGH transition of SCLK. The start addresses are stored in internal registers. $\overline{SSTRT1}$ and $\overline{SSTRT2}$ may not be LOW while $\overline{SLD}$ is LOW or during the cycle following $\overline{SLD}$ .
$\overline{EOB1}$ , $\overline{EOB2}$	End of Buffer Flag	O	$\overline{EOB1}$ or $\overline{EOB2}$ is output low when the address pointer is incremented to match the address stored in the end of buffer registers. The flags can be cleared by either asserting $\overline{RST}$ LOW or by writing zero into Bit 0 and/or Bit 1 of the control register at address 101. $\overline{EOB1}$ and $\overline{EOB2}$ are dependent on separate internal registers, and therefore separate match addresses.
$\overline{SOE}$	Output Enable	I	$\overline{SOE}$ controls the data outputs and is independent of SCLK. When $\overline{SOE}$ is LOW, output buffers and the sequentially addressed data is output. When $\overline{SOE}$ is HIGH, the S/I/O output bus is in the High-impedance state. $\overline{SOE}$ is asynchronous to SCLK.
$\overline{RST}$	Reset	I	When $\overline{RST}$ is LOW, all internal registers are set to their default state, the address pointer is set to zero and the $\overline{EOB1}$ and $\overline{EOB2}$ flags are set HIGH. $\overline{RST}$ is asynchronous to SCLK.

3099 tbl 02

**NOTE:**

1. "I/O" is bidirectional Input and Output. "I" is Input and "O" is Output.

**Absolute Maximum Ratings<sup>(1)</sup>**

Symbol	Rating	Commercial & Industrial	Military	Unit
V <sub>TERM</sub> <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
T <sub>BIAS</sub>	Temperature Under Bias	-55 to +125	-65 to +135	°C
T <sub>STG</sub>	Storage Temperature	-55 to +125	-65 to +150	°C
I <sub>OUT</sub>	DC Output Current	50	50	mA

3099 tbl 03

**NOTES:**

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- V<sub>TERM</sub> must not exceed V<sub>CC</sub> + 10% for more than 25% of the cycle time or 10ns maximum, and is limited to ≤ 20mA for the period of V<sub>TERM</sub> ≥ V<sub>CC</sub> + 10%.

**Capacitance****(T<sub>A</sub> = +25°C, f = 1.0MHz, TQFP only)**

Symbol	Parameter	Conditions <sup>(2)</sup>	Max.	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 3dV	9	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 3dV	10	pF

3099 tbl 06

**NOTES:**

- This parameter is determined by device characterization, but is not production tested.
- 3dV references the interpolated capacitance when the input and output signals switch from 0V to 3V or from 3V to 0V.

**Recommended Operating Temperature and Supply Voltage**

Grade	Ambient Temperature	GND	V <sub>CC</sub>
Military	-55°C to +125°C	0V	5.0V ± 10%
Commercial	0°C to +70°C	0V	5.0V ± 10%
Industrial	-40°C to +85°C	0V	5.0V ± 10%

3099 tbl 04

**NOTES:**

- This is the parameter T<sub>A</sub>.
- Industrial temperature: for specific speeds, packages and powers contact your sales office.

**Recommended DC Operating Conditions**

Symbol	Parameter	Min.	Typ.	Max.	Unit
V <sub>CC</sub>	Supply Voltage	4.5	5.0	5.5	V
GND	Ground	0	0	0	V
V <sub>IH</sub>	Input High Voltage	2.2	—	6.0 <sup>(2)</sup>	V
V <sub>IL</sub>	Input Low Voltage	-0.5 <sup>(1)</sup>	—	0.8	V

3099 tbl 05

**NOTES:**

- V<sub>IL</sub> ≥ -1.5V for pulse width less than 10ns.
- V<sub>TERM</sub> must not exceed V<sub>CC</sub> + 10%.

**DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (V<sub>CC</sub> = 5.0V ± 10%)**

Symbol	Parameter	Test Conditions	70824S		70824L		Unit
			Min.	Max.	Min.	Max.	
I <sub>LI</sub>	Input Leakage Current	V <sub>CC</sub> = 5.5V, V <sub>IN</sub> = 0V to V <sub>CC</sub>	—	5	—	1	μA
I <sub>LO</sub>	Output Leakage Current	V <sub>OUT</sub> = 0V to V <sub>CC</sub>	—	5	—	1	μA
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = +4mA	—	0.4	—	0.4	V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -4mA	2.4	—	2.4	—	V

3099 tbl 07

## DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range<sup>(1,2,8)</sup> ( $V_{CC} = 5.0V \pm 10\%$ )

Symbol	Parameter	Test Condition	Version	70824X20 Com'l Only		70824X25 Com'l Only		70824X35 Com'l & Military		70824X45 Com'l & Military		Unit	
				Typ. <sup>(2)</sup>	Max.	Typ. <sup>(2)</sup>	Max.	Typ. <sup>(2)</sup>	Max.	Typ. <sup>(2)</sup>	Max.		
I <sub>CC</sub>	Dynamic Operating Current (Both Ports Active)	$\overline{CE}$ and $\overline{CE}_R = V_{IL}$ , Outputs Open $SCE = V_{IL}^{(5)}$ $f = f_{MAX}^{(3)}$	COM'L	S	180	380	170	360	160	340	155	340	mA
				L	180	330	170	310	160	290	155	290	
			MIL & IND	S	—	—	—	—	160	400	155	400	
				L	—	—	—	—	160	340	155	340	
I <sub>SB1</sub>	Standby Current (Both Ports - TTL Level Inputs)	$\overline{SCE}$ and $\overline{CE} = V_{IH}^{(7)}$ $CMD = V_{IH}$ $f = f_{MAX}^{(3)}$	COM'L	S	25	70	25	70	20	70	16	70	mA
				L	25	50	25	50	20	50	16	50	
			MIL & IND	S	—	—	—	—	20	85	16	85	
				L	—	—	—	—	20	65	16	65	
I <sub>SB2</sub>	Standby Current (One Port - TTL Level Inputs)	$\overline{CE}$ or $\overline{SCE} = V_{IH}$ Active Port Outputs Open, $f = f_{MAX}^{(3)}$	COM'L	S	115	260	105	250	95	240	90	240	mA
				L	115	230	105	220	95	210	90	210	
			MIL & IND	S	—	—	—	—	95	290	90	290	
				L	—	—	—	—	95	250	90	250	
I <sub>SB3</sub>	Full Standby Current (Both Ports - CMOS Level Inputs)	Both Ports $\overline{CE}$ and $\overline{SCE} \geq V_{CC} - 0.2V^{(6)}$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$ , $f = 0^{(4)}$	COM'L	S	1.0	15	1.0	15	1.0	15	1.0	15	mA
				L	0.2	5	0.2	5	0.2	5	0.2	5	
			MIL & IND	S	—	—	—	—	1.0	30	1.0	30	
				L	—	—	—	—	0.2	10	0.2	10	
I <sub>SB4</sub>	Full Standby Current (One Port - CMOS Level Inputs)	One Port $\overline{CE}$ or $\overline{SCE} \geq V_{CC} - 0.2V^{(6,7)}$ Outputs Open (Active Port) $f = f_{MAX}^{(3)}$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$	COM'L	S	110	240	100	230	90	220	85	220	mA
				L	110	200	100	190	90	180	85	180	
			MIL & IND	S	—	—	—	—	90	260	85	260	
				L	—	—	—	—	90	215	85	215	

3099 tbl 08

### NOTES

- 'X' in part number indicates power rating (S or L).
- $V_{CC} = 5V$ ,  $T_A = +25^\circ C$ ; guaranteed by device characterization but not production tested.
- At  $f = f_{MAX}$ , address, control lines (except Output Enable), and SCLK are cycling at the maximum frequency read cycle of  $1/trc$ .
- $f = 0$  means no address or control lines change.
- $\overline{SCE}$  may transition, but is Low ( $SCE = V_{IL}$ ) when clocked in by SCLK.
- $\overline{SCE}$  may be  $-0.2V$ , after it is clocked in, since  $SCLK = V_{IH}$  must be clocked in prior to powerdown.
- If one port is enabled (either  $\overline{CE}$  or  $\overline{SCE} = LOW$ ) then the other port is disabled ( $\overline{SCE}$  or  $\overline{CE} = HIGH$ , respectively). CMOS HIGH  $\geq V_{CC} - 0.2V$  and LOW  $\leq 0.2V$ , and TTL HIGH =  $V_{IH}$  and LOW =  $V_{IL}$ .
- Industrial temperature: for specific speeds, packages and powers contact your sales office.

## Data Retention Characteristics Over All Temperature Ranges (L Version Only) ( $V_{LC} \leq 0.2V$ , $V_{HC} \geq V_{CC} - 0.2V$ )


Symbol	Parameter	Test Condition	Min.	Typ. <sup>(1)</sup>	Max.	Unit	
V <sub>DR</sub>	V <sub>CC</sub> for Data Retention	$V_{CC} = 2V$	2.0	—	—	V	
I <sub>CCDR</sub>	Data Retention Current	$\overline{CE} = V_{HC}$ $V_{IN} = V_{HC}$ or $V_{LC}$	MIL. & IND.	—	100	4000	$\mu A$
			COM'L.	—	100	1500	
t <sub>CDR</sub> <sup>(3)</sup>	Chip Deselect to Data Retention Time	$\overline{SCE} = V_{HC}^{(4)}$ when SCLK = u	—	—	—	V	
t <sub>R</sub> <sup>(3)</sup>	Operation Recovery Time	$CMD \geq V_{HC}$	t <sub>RC</sub> <sup>(2)</sup>	—	—	V	

3099 tbl 09

### NOTES :

- $T_A = +25^\circ C$ ,  $V_{CC} = 2V$ ; guaranteed by device characterization but not production tested.
- t<sub>RC</sub> = Read Cycle Time
- This parameter is guaranteed by device characterization, but is not production tested.
- To initiate data retention,  $\overline{SCE} = V_{IH}$  must be clocked in.

**Data Retention Power Down/Up Waveform (Random and Sequential Port)<sup>(1,2)</sup>**



**NOTES :**

- 1. SCE is synchronized to the sequential clock input.
- 2.  $CMD \geq V_{cc} - 0.2V$ .




Figure 1. AC Output Test Load




Figure 2. Output Test Load (for tCLZ, tBLZ, tOLZ, tCHZ, tBHZ, tOHZ, tWHZ, tCKHZ, and tCKLZ) (\*Including scope and jig.)

**AC Test Conditions**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns Max.
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	Figures 1,2 and 3

3099 tbl 10




Figure 3. Lumped Capacitance Load Typical Derating Curve

**Truth Table I: Random Access Read and Write<sup>(1,2)</sup>**

Inputs/Outputs								MODE
$\overline{CE}$	$\overline{CMD}$	R/W	$\overline{OE}$	$\overline{LB}$	$\overline{UB}$	I/O <sub>0</sub> -I/O <sub>7</sub>	I/O <sub>8</sub> -I/O <sub>15</sub>	
L	H	H	L	L	L	DATA <sub>OUT</sub>	DATA <sub>OUT</sub>	Read both Bytes.
L	H	H	L	L	H	DATA <sub>OUT</sub>	High-Z	Read lower Byte only.
L	H	H	L	H	L	High-Z	DATA <sub>OUT</sub>	Read upper Byte only.
L	H	L	H <sup>(3)</sup>	L	L	DATA <sub>IN</sub>	DATA <sub>IN</sub>	Write to both Bytes.
L	H	L	H <sup>(3)</sup>	L	H	DATA <sub>IN</sub>	High-Z	Write to lower Byte only.
L	H	L	H <sup>(3)</sup>	H	L	High-Z	DATA <sub>IN</sub>	Write to upper Byte only.
H	H	X	X	X	X	High-Z	High-Z	Both Bytes deselected and powered down.
L	H	H	H	X	X	High-Z	High-Z	Outputs disabled but not powered down.
L	H	X	X	H	H	High-Z	High-Z	Both Bytes deselected but not powered down.
H	L	L	H <sup>(3)</sup>	L <sup>(4)</sup>	L <sup>(4)</sup>	DATA <sub>IN</sub>	DATA <sub>IN</sub>	Write I/O <sub>0</sub> -I/O <sub>11</sub> to the Buffer Command Register.
H	L	H	L	L <sup>(4)</sup>	L <sup>(4)</sup>	DATA <sub>OUT</sub>	DATA <sub>OUT</sub>	Read contents of the Buffer Command Register via I/O <sub>0</sub> -I/O <sub>12</sub> .

**NOTES:**

3099 tbl 11

- H = V<sub>IH</sub>, L = V<sub>IL</sub>, X = Don't Care, and HIGH-Z = High-impedance.
- $\overline{RST}$ ,  $\overline{SCE}$ ,  $\overline{CNTEN}$ ,  $\overline{SR/W}$ ,  $\overline{SLD}$ ,  $\overline{SSTRT_1}$ ,  $\overline{SSTRT_2}$ , SCLK, SI/O<sub>0</sub>-SI/O<sub>15</sub>,  $\overline{EOB_1}$ ,  $\overline{EOB_2}$ , and  $\overline{SOE}$  are unrelated to the random access port control and operation.
- If  $\overline{OE} = V_{IL}$  during write, t<sub>wHZ</sub> must be added to the t<sub>WP</sub> or t<sub>W</sub> write pulse width to allow the bus to float prior to being driven.
- Byte operations to control register using  $\overline{UB}$  and  $\overline{LB}$  separately are also allowed.

**Truth Table II: Sequential Read<sup>(1,2,3,6,8)</sup>**

Inputs/Outputs								MODE
SCLK	$\overline{SCE}$	$\overline{CNTEN}$	$\overline{SR/W}$	$\overline{EOB_1}$	$\overline{EOB_2}$	$\overline{SOE}$	SI/O	
↑	L	L	H	LOW	LAST	L	[ $\overline{EOB_1}$ ]	Counter Advanced Sequential Read with $\overline{EOB_1}$ reached.
↑	L	H	H	LAST	LAST	L	[ $\overline{EOB_1} - 1$ ]	Non-Counter Advanced Sequential Read, without $\overline{EOB_1}$ reached
↑	L	L	H	LAST	LOW	L	[ $\overline{EOB_2}$ ]	Counter Advanced Sequential Read with $\overline{EOB_2}$ reached.
↑	L	H	H	LAST	LAST	L	[ $\overline{EOB_2} - 1$ ]	Non-Counter Advanced Sequential Read without $\overline{EOB_2}$ reached
↑	L	L	H	LOW	LOW	H	High-Z	Counter Advanced Sequential Non-Read with $\overline{EOB_1}$ and $\overline{EOB_2}$ reached

3099 tbl 12

**Truth Table III: Sequential Write<sup>(1,2,3,4,5,6,7,8)</sup>**

Inputs/Outputs								MODE
SCLK	$\overline{SCE}$	$\overline{CNTEN}$	$\overline{SR/W}$	$\overline{EOB_1}$	$\overline{EOB_2}$	$\overline{SOE}$	SI/O	
↑	L	H	L	LAST	LAST	H	SI/O <sub>IN</sub>	Non-Counter Advanced Sequential Write, without $\overline{EOB_1}$ or $\overline{EOB_2}$ reached.
↑	L	L	L	LOW	LOW	H	SI/O <sub>IN</sub>	Counter Advanced Sequential Write with $\overline{EOB_1}$ and $\overline{EOB_2}$ reached.
↑	H	H	X	LAST	LAST	X	High-Z	No Write or Read due to Sequential port Deselect. No counter advance.
↑	H	L	X	NEXT	NEXT	X	High-Z	No Write or Read due to Sequential port Deselect. Counter does advance.

3099 tbl 13

**NOTES:**

- H = V<sub>IH</sub>, L = V<sub>IL</sub>, X = Don't Care, and HIGH-Z = High-impedance. LOW = V<sub>OL</sub>.
- $\overline{RST}$ ,  $\overline{SLD}$ ,  $\overline{SSTRT_1}$ ,  $\overline{SSTRT_2}$  are continuously HIGH during a sequential write access, other than pointer access operations.
- $\overline{CE}$ ,  $\overline{OE}$ , R/W,  $\overline{CMD}$ ,  $\overline{LB}$ ,  $\overline{UB}$ , and I/O<sub>0</sub>-I/O<sub>15</sub> are unrelated to the sequential port control and operation except for  $\overline{CMD}$  which must not be used concurrently with the sequential port operation (due to the counter and register control).  $\overline{CMD}$  should be HIGH ( $\overline{CMD} = V_{IH}$ ) during sequential port access.
- $\overline{SOE}$  must be HIGH ( $\overline{SOE} = V_{IH}$ ) prior to write conditions only if the previous cycle is a read cycle, since the data being written must be an input at the rising edge of the clock during the cycle in which  $\overline{SR/W} = V_{IL}$ .
- SI/O<sub>IN</sub> refers to SI/O<sub>0</sub>-SI/O<sub>15</sub> inputs.
- "LAST" refers to the previous value still being output, no change.
- Termination of a write is done on the LOW-to-HIGH transition of SCLK if  $\overline{SR/W}$  or  $\overline{SCE}$  is HIGH.
- When  $\overline{CLKEN} = \text{LOW}$ , the address is incremented on the next rising edge before any operation takes place. See the diagrams called "Sequential Counter Enable Cycle after Reset, Read (and write) Cycle".

## Truth Table: Sequential Address Pointer Operations (1,2,3,4,5)

Inputs/Outputs					MODE
SCLK	$\overline{\text{SLD}}$	$\overline{\text{SSTRT}}_1$	$\overline{\text{SSTRT}}_2$	$\overline{\text{SOE}}$	
↑	H	L	H	X	Non-Counter Advanced Sequential Write, without $\overline{\text{EOB}}_1$ or $\overline{\text{EOB}}_2$ reached.
↑	H	H	L	X	Counter Advanced Sequential Write with $\overline{\text{EOB}}_1$ and $\overline{\text{EOB}}_2$ reached.
↑	L	H	H	H <sup>(6)</sup>	No Write or Read due to Sequential port Deselect. No counter advance.

3099 tbl 14

### NOTES:


- H =  $V_{IH}$ , L =  $V_{IL}$ , X = Don't Care, and High-Z = High-impedance.
- $\overline{\text{RST}}$  is continuously HIGH. The conditions of  $\overline{\text{SCE}}$ ,  $\overline{\text{CNTEN}}$ , and  $\overline{\text{SRW}}$  are unrelated to the sequential address pointer operations.
- $\overline{\text{CE}}$ ,  $\overline{\text{OE}}$ ,  $\overline{\text{R}\overline{\text{W}}}$ ,  $\overline{\text{LB}}$ ,  $\overline{\text{UB}}$ , and I/O<sub>0-15</sub> are unrelated to the sequential port control and operation, except for  $\overline{\text{CMD}}$  which must not be used concurrently with the sequential port operation (due to the counter and register control).  $\overline{\text{CMD}}$  should be HIGH ( $\overline{\text{CMD}} = V_{IH}$ ) during sequential port access.
- Address pointer can also change when it reaches an end of buffer address. See Flow Control Bits table.
- When  $\overline{\text{SLD}}$  is sampled LOW, there is an internal delay of one cycle before the address pointer changes. The state of  $\overline{\text{CNTEN}}$  is ignored and the address is not incremented during the two cycles.
- $\overline{\text{SOE}}$  may be LOW with  $\overline{\text{SCE}}$  deselect or in the write mode using  $\overline{\text{SRW}}$ .

## Address Pointer Load Control ( $\overline{\text{SLD}}$ )

In  $\overline{\text{SLD}}$  mode, there is an internal delay of one cycle before the address pointer changes in the cycle following  $\overline{\text{SLD}}$ . When  $\overline{\text{SLD}}$  is LOW, data on the inputs SI/O<sub>0-11</sub> is loaded into a data-in register on the LOW-to-HIGH transition of SCLK. On the cycle following  $\overline{\text{SLD}}$ , the address pointer

changes to the address location contained in the data-in register.  $\overline{\text{SSTRT}}_1$ ,  $\overline{\text{SSTRT}}_2$  may not be low while  $\overline{\text{SLD}}$  is LOW, or during the cycle following  $\overline{\text{SLD}}$ . The  $\overline{\text{SSTRT}}_1$  and  $\overline{\text{SSTRT}}_2$  require only one clock cycle, since these addresses are pre-loaded in the registers already.

## $\overline{\text{SLD}}$ Mode<sup>(1)</sup>




3099 drw 08

### NOTE:

- At SCLK edge (A), SI/O<sub>0-11</sub> data is loaded into a data-in register. At edge (B), contents of the data-in register are loaded into the address pointer (i.e. address pointer changes). At SCLK edge (A),  $\overline{\text{SSTRT}}_1$  and  $\overline{\text{SSTRT}}_2$  must be HIGH to ensure for proper sequential address pointer loading. At SCLK edge (B),  $\overline{\text{SLD}}$  and  $\overline{\text{SSTRT}}_{1,2}$  must be HIGH to ensure for proper sequential address pointer loading. For  $\overline{\text{SSTRT}}_1$  or  $\overline{\text{SSTRT}}_2$ , the data to be read will be ready for edge (B), while data will not be ready at edge (B) when  $\overline{\text{SLD}}$  is used, but will be ready at edge (C).

## Sequential Load of Address into Pointer/Counter<sup>(1)</sup>



3099 drw 09

### NOTE:

- "H" =  $V_{IH}$  and "L" =  $V_{IL}$  for the SI/O input state.



## Reset ( $\overline{\text{RST}}$ )

Setting  $\overline{\text{RST}}$  LOW resets the control state of the SARAM.  $\overline{\text{RST}}$  functions asynchronously of SCLK (i.e. not registered). The default states after a reset operation are displayed in the adjacent chart.

Register	Contents
Address	0
$\overline{\text{EOB}}$ Flags	Cleared to HIGH state
Buffer Flow Mode	BUFFER CHAINING
Start Address Buffer #1	0 (1)
End Address Buffer #1	4095 (4K)
Start Address Buffer #2 <sup>(1)</sup>	Cleared (set at invalid points)
End Address Buffer #2 <sup>(1)</sup>	Cleared (set at invalid points)
Registered State	$\overline{\text{SCE}} = \text{V}_{\text{IH}}, \text{SR}/\overline{\text{W}} = \text{V}_{\text{IL}}$

3099 tbl 15

**NOTE:**

- Start address and End of address for Buffer #2 and the Flow Control for both Buffer #1 and #2, must be programmed as described in the "Buffer Command Mode" section.

## Buffer Command Mode ( $\overline{\text{CMD}}$ )

Buffer Command Mode ( $\overline{\text{CMD}}$ ) allows the random access port to control the state of the two buffers. Address pins A0-A2 and I/O pins I/O0-I/O11 are used to access the start of buffer and the end of buffer addresses and to set the flow control mode of each buffer. The Buffer Command Mode

also allows reading and clearing the status of the  $\overline{\text{EOB}}$  flags. Seven different  $\overline{\text{CMD}}$  cases are available depending on the conditions of A0-A2 and R/W. Address bits A3-A11 and data I/O bits I/O12-I/O15 are not used during this operation.

## Random Access Port $\overline{\text{CMD}}$ Mode<sup>(1)</sup>


Case #	A2-A0	R/ $\overline{\text{W}}$	DESCRIPTIONS
1	000	0 (1)	Write (read) the start address of Buffer #1 through I/O0-I/O11.
2	001	0 (1)	Write (read) the end address of Buffer #1 through I/O0-I/O11.
3	010	0 (1)	Write (read) the start address of Buffer #2 through I/O0-I/O11.
4	011	0 (1)	Write (read) the end address of Buffer #2 through I/O0-I/O11.
5	100	0 (1)	Write (read) flow control register.
6	101	0	Write only - clear $\overline{\text{EOB}}_1$ and/or $\overline{\text{EOB}}_2$ flag.
7	101	1	Read only - flag status register.
8	110/111	(X)	(Reserved)

3099 tbl 16

**NOTE:**

- R/ $\overline{\text{W}}$  input "0(1)" indicates a write(0) or read(1) occurring with the same address input.

## Cases 1 through 4: Start and End of Buffer Register Description<sup>(1,2)</sup>



3099 drw 10

**NOTES:**


- "H" =  $\text{V}_{\text{OH}}$  for I/O in the output state and "Don't Cares" for I/O in the input state. "L" =  $\text{V}_{\text{IL}}$  for I/O in the input state.
- A write into the buffer occurs when  $\text{R}/\overline{\text{W}} = \text{V}_{\text{IL}}$  and a read when  $\text{R}/\overline{\text{W}} = \text{V}_{\text{IH}}$ .  $\overline{\text{EOB}}_1/\text{SOB}_1$  and  $\overline{\text{EOB}}_2/\text{SOB}_2$  are chosen through address A0-A2 while  $\overline{\text{CMD}} = \text{V}_{\text{IL}}$  and  $\overline{\text{CE}} = \text{V}_{\text{IH}}$ .

## Case 5: Buffer Flow Modes

Within the SARAM, the user can designate one of two buffer flow modes for each buffer. Each buffer flow mode defines a unique set of actions for the sequential port address pointer and  $\overline{\text{EOB}}$  flags. In BUFFER CHAINING mode, after the address pointer reaches the end of the buffer, it sets

the corresponding  $\overline{\text{EOB}}$  flag and continues from the start address of the other buffer. In STOP mode, the address pointer stops incrementing after it reaches the end of the buffer. There is no linear or mask mode available.

## Flow Control Register Description<sup>(1,2)</sup>



### NOTES:

- "H" =  $V_{OH}$  for I/O in the output state and "Don't Cares" for I/O in the input state.
- Writing a 0 into bit 4 releases the address pointer after it is stopped due to the STOP mode and allows sequential write operations to resume. This occurs asynchronously of SCLK, and therefore caution should be taken. The pointer will be at address EOB+2 on the next rising edge of SCLK that is enabled by CNTEN. The pointer is also released by  $\overline{RST}$ ,  $\overline{SLD}$ ,  $\overline{SSTRT_1}$  and  $\overline{SSTRT_2}$  operations.


## Flow Control Bits<sup>(5)</sup>

Flow Control		Functional Description
Bit 1 & Bit 0 (Bit 3 & Bit 2)	Mode	
00	BUFFER CHAINING	$\overline{EOB_1}$ ( $\overline{EOB_2}$ ) is asserted (Active LOW output) when the pointer matches the end address of Buffer #1 (Buffer #2). The pointer value is changed to the start address of Buffer #2 (Buffer #1) <sup>(1,3)</sup>
01	STOP	$\overline{EOB_1}$ ( $\overline{EOB_2}$ ) is asserted when the pointer matches the end address of Buffer #1 (Buffer #2). The address pointer will stop incrementing when it reaches the next address ( $\overline{EOB}$ address + 1), if $\overline{CNTEN}$ is LOW on the next clock's rising edge. Otherwise, the address pointer will stop incrementing on $\overline{EOB}$ . Sequential write operations are inhibited after the address pointer is stopped. The pointer can be released by bit 4 of the flow control register. <sup>(1,2,4)</sup>

### NOTES:

- $\overline{EOB_1}$  and  $\overline{EOB_2}$  may be asserted (set) at the same time, if both end addresses have been loaded with the same value.
- $\overline{CMD}$  flow control bits are unchanged, the count does not continue advancement.
- If  $\overline{EOB_1}$  and  $\overline{EOB_2}$  are equal, then the pointer will jump to the start of Buffer #1.
- If the counter has stopped at  $\overline{EOB}_x$  and was released by bit 4 of the flow control register,  $\overline{CNTEN}$  must be LOW on the next rising edge of SCLK; otherwise the flow control will remain in the stop mode.
- Flow Control Bit settings of '10' and '11' are reserved.
- Start address and End of address for Buffer #2 and the Flow Control for both Buffer #1 and #2, must be programmed as described in the "Buffer Command Mode" section.  $\overline{RST}$  conditions are not set to valid addresses.

## Cases 6 and 7: Flag Status Register Bit Description<sup>(1)</sup>



### NOTE:

- "H" =  $V_{OH}$  for I/O in the output state and "Don't Cares" for I/O in the input state.

## Cases 6: Flag Status Register Write Conditions<sup>(1)</sup>

Flag Status Bit 0, (Bit 1)	Functional Description
0	Clears Buffer Flag $\overline{EOB_1}$ , ( $\overline{EOB_2}$ ).
1	No change to the Buffer Flag. <sup>(2)</sup>

### NOTES:

- Either bit 0 or bit 1, or both bits, may be changed simultaneously. One may be cleared while the second is left alone, or both may be cleared.
- Remains as it was prior to the  $\overline{CMD}$  operation, either HIGH (1) or LOW (0).

## Cases 8 and 9: (Reserved)

Illegal operations. All outputs will be HIGH on the I/O bus during a READ.

## Case 7: Flag Status Register Read Conditions

Flag Status Bit 0, (Bit 1)	Functional Description
0	$\overline{EOB_1}$ ( $\overline{EOB_2}$ ) flag has not been set, the Pointer has not reached the End of the Buffer.
1	$\overline{EOB_1}$ ( $\overline{EOB_2}$ ) flag has been set, the Pointer has reached the end of the Buffer.

### Random Access Port: AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range<sup>(2,4,5)</sup>

Symbol	Parameter	70824X20 Com'l Only		70824X25 Com'l Only		70824X35 Com'l & Military		70824X45 Com'l & Military		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>READ CYCLE</b>										
t <sub>RC</sub>	Read Cycle Time	20	—	25	—	35	—	45	—	ns
t <sub>AA</sub>	Address Access Time	—	20	—	25	—	35	—	45	ns
t <sub>ACE</sub>	Chip Enable Access Time	—	20	—	25	—	35	—	45	ns
t <sub>BE</sub>	Byte Enable Access Time	—	20	—	25	—	35	—	45	ns
t <sub>OE</sub>	Output Enable Access Time	—	10	—	10	—	15	—	20	ns
t <sub>OH</sub>	Output Hold from Address Change	3	—	3	—	3	—	3	—	ns
t <sub>CLZ</sub>	Chip Select Low-Z Time <sup>(1)</sup>	3	—	3	—	3	—	3	—	ns
t <sub>BLZ</sub>	Byte Select Low-Z Time <sup>(1)</sup>	3	—	3	—	3	—	3	—	ns
t <sub>OLZ</sub>	Output Enable Low-Z Time <sup>(1)</sup>	2	—	2	—	2	—	2	—	ns
t <sub>CHZ</sub>	Chip Select High-Z Time <sup>(1)</sup>	—	10	—	12	—	15	—	15	ns
t <sub>BHZ</sub>	Byte Select High-Z Time <sup>(1)</sup>	—	10	—	12	—	15	—	15	ns
t <sub>OHZ</sub>	Output Select High-Z Time <sup>(1)</sup>	—	9	—	11	—	15	—	15	ns
t <sub>PU</sub>	Chip Select Power-Up Time	0	—	0	—	0	—	0	—	ns
t <sub>PD</sub>	Chip Select Power-Down Time	—	20	—	25	—	35	—	45	ns

3099 tbl 20

### Random Access Port: AC Electrical Characteristics Over the Operating Temperature and Supply Voltage<sup>(2,4,5)</sup>


Symbol	Parameter	70824X20 Com'l Only		70824X25 Com'l Only		70824X35 Com'l & Military		70824X45 Com'l & Military		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>WRITE CYCLE</b>										
t <sub>WC</sub>	Write Cycle Time	20	—	25	—	35	—	45	—	ns
t <sub>cw</sub>	Chip Enable to End-of-Write	15	—	20	—	25	—	30	—	ns
t <sub>AW</sub>	Address Valid to End-of-Write <sup>(3)</sup>	15	—	20	—	25	—	30	—	ns
t <sub>AS</sub>	Address Set-up Time	0	—	0	—	0	—	0	—	ns
t <sub>WP</sub>	Write Pulse Width <sup>(3)</sup>	13	—	20	—	25	—	30	—	ns
t <sub>BP</sub>	Byte Enable Pulse Width <sup>(3)</sup>	15	—	20	—	25	—	30	—	ns
t <sub>WR</sub>	Write Recovery Time	0	—	0	—	0	—	0	—	ns
t <sub>WHZ</sub>	Write Enable Output High-Z Time <sup>(1)</sup>	—	10	—	12	—	15	—	15	ns
t <sub>DW</sub>	Data Set-up Time	13	—	15	—	20	—	25	—	ns
t <sub>DH</sub>	Data Hold Time	0	—	0	—	0	—	0	—	ns
t <sub>OW</sub>	Output Active from End-of-Write	3	—	3	—	3	—	3	—	ns

3099 tbl 21

**NOTES:**

- Transition measured at 0mV from steady state. This parameter is guaranteed with the AC Output Test Load (Figure 1) by device characterization, but is not production tested.
- 'X' in part number indicates power rating (S or L).
- $\overline{OE}$  is continuously HIGH,  $\overline{OE} = V_{IH}$ . If during the  $R/\overline{W}$  controlled write cycle the  $\overline{OE}$  is LOW,  $t_{WP}$  must be greater or equal to  $t_{WHZ} + t_{OW}$  to allow the I/O drivers to turn off and on the data to be placed on the bus for the required  $t_{DW}$ . If  $\overline{OE}$  is HIGH during the  $R/\overline{W}$  controlled write cycle, this requirement does not apply and the minimum write pulse is the specified  $t_{WP}$ . For the  $\overline{CE}$  controlled write cycle,  $\overline{OE}$  may be LOW with no degradation to  $t_{cw}$  timing.
- $\overline{CMD}$  access follows standard timing listed for both read and write accesses, ( $\overline{CE} = V_{IH}$  when  $\overline{CMD} = V_{IL}$ ) or ( $\overline{CMD} = V_{IH}$  when  $\overline{CE} = V_{IL}$ ).
- Industrial temperature: for specific speeds, packages and powers contact your sales office.


### Waveform of Read Cycles: Random Access Port<sup>(1,2)</sup>



**NOTES:**

1. R/W is HIGH for read cycle.
2. Address valid prior to or coincident with  $\overline{CE}$  transition LOW; otherwise  $t_{AA}$  is the limiting parameter.


### Waveform of Read Cycles: Buffer Command Mode




**NOTE:**

1.  $\overline{CE} = V_{IH}$  when  $\overline{CMD} = V_{IL}$ .

## Waveform of Write Cycle No.1 (R/W Controlled Timing) Random Access Port<sup>(1,6)</sup>



## Waveform of Write Cycle No.2 (CE, LB, and/or UB Controlled Timing) Random Access Port<sup>(1,6,7)</sup>



### NOTES:

1. R/W, CE, or LB and UB must be inactive during all address transitions.
2. A write occurs during the overlap of R/W = V<sub>IL</sub>, CE = V<sub>IL</sub> and LB = V<sub>IL</sub> and/or UB = V<sub>IL</sub>.
3. t<sub>WR</sub> is measured from the earlier of CE (and LB and/or UB) or R/W going HIGH to the end of the write cycle.
4. During this period, I/O pins are in the output state and the input signals must not be applied.
5. If the CE LOW transition occurs simultaneously with or after the R/W LOW transition, the outputs remain in the High-impedance state.
6. OE is continuously HIGH, OE = V<sub>IH</sub>. If during the R/W controlled write cycle the OE is LOW, t<sub>WP</sub> must be greater or equal to t<sub>WHZ</sub> + t<sub>OW</sub> to allow the I/O drivers to turn off and on the data to be placed on the bus for the required t<sub>DW</sub>. If OE is HIGH during the R/W controlled write cycle, this requirement does not apply and the minimum write pulse is the specified t<sub>WP</sub>. For the CE controlled write cycle, OE may be LOW with no degradation to t<sub>WC</sub> timing.
7. I/O<sub>OUT</sub> is never enabled, therefore the output is in High-Z state during the entire write cycle.
8. CMD access follows the standard CE access described above. If CMD = V<sub>IL</sub>, then CE must = V<sub>IH</sub> or, when CE = V<sub>IL</sub>, CMD must = V<sub>IH</sub>.

## Sequential Port: AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range<sup>(1,3)</sup>

Symbol	Parameter	70824X20 Com'l Only		70824X25 Com'l Only		70824X35 Com'l & Military		70824X45 Com'l & Military		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>READ CYCLE</b>										
t <sub>CYC</sub>	Sequential Clock Cycle Time	25	—	30	—	40	—	50	—	ns
t <sub>CH</sub>	Clock Pulse HIGH	10	—	12	—	15	—	18	—	ns
t <sub>CL</sub>	Clock Pulse LOW	10	—	12	—	15	—	18	—	ns
t <sub>ES</sub>	Count Enable and Address Pointer Set-up Time	5	—	5	—	6	—	6	—	ns
t <sub>EH</sub>	Count Enable and Address Pointer Hold Time	2	—	2	—	2	—	2	—	ns
t <sub>SOE</sub>	Output Enable to Data Valid	—	8	—	10	—	15	—	20	ns
t <sub>OLZ</sub>	Output Enable Low-Z Time <sup>(2)</sup>	2	—	2	—	2	—	2	—	ns
t <sub>OHZ</sub>	Output Enable High-Z Time <sup>(2)</sup>	—	9	—	11	—	15	—	15	ns
t <sub>CD</sub>	Clock to Valid Data	—	20	—	25	—	35	—	45	ns
t <sub>CKHZ</sub>	Clock High-Z Time <sup>(2)</sup>	—	12	—	14	—	17	—	20	ns
t <sub>CKLZ</sub>	Clock Low-Z Time <sup>(2)</sup>	3	—	3	—	3	—	3	—	ns
t <sub>EB</sub>	Clock to $\overline{EOB}$	—	13	—	15	—	18	—	23	ns

3099 tbl 22

## Sequential Port: AC Electrical Characteristics Over the Operating Temperature and Supply Voltage<sup>(1,3)</sup>

Symbol	Parameter	70824X20 Com'l Only		70824X25 Com'l Only		70824X35 Com'l & Military		70824X45 Com'l & Military		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>WRITE CYCLE</b>										
t <sub>CYC</sub>	Sequential Clock Cycle Time	25	—	30	—	40	—	50	—	ns
t <sub>FS</sub>	Flow Restart Time	13	—	15	—	20	—	20	—	ns
t <sub>WS</sub>	Chip Select and Read/Write Set-up Time	5	—	5	—	6	—	6	—	ns
t <sub>WH</sub>	Chip Select and Read/Write Hold Time	2	—	2	—	2	—	2	—	ns
t <sub>DS</sub>	Input Data Set-up Time	5	—	5	—	6	—	6	—	ns
t <sub>DH</sub>	Input Data Hold Time	2	—	2	—	2	—	2	—	ns

3099 tbl 23

### NOTES:

- 'X' in part number indicates power rating (S or L).
- Transition measured at 0mV from steady state. This parameter is guaranteed with the AC Output Test Load (Figure 1) by device characterization, but is not production tested.
- Industrial temperature: for specific speeds, packages and powers contact your sales office.

## Sequential Port: AC Electrical Characteristics Over the Operating Temperature and Supply Voltage<sup>(1,2)</sup>


Symbol	Parameter	70824X20 Com'l Only		70824X25 Com'l Only		70824X35 Com'l & Military		70824X45 Com'l & Military		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>WRITE CYCLE</b>										
t <sub>RSPW</sub>	Reset Pulse Width	13	—	15	—	20	—	20	—	ns
t <sub>WERS</sub>	Write Enable HIGH to Reset HIGH	10	—	10	—	10	—	10	—	ns
t <sub>RSRC</sub>	Reset HIGH to Write Enable LOW	10	—	10	—	10	—	10	—	ns
t <sub>RSFV</sub>	Reset HIGH to Flag Valid	15	—	20	—	25	—	25	—	ns

3099 tbl24

**NOTES:**

- 'X' in part numbers indicates power rating (S or L).
- Industrial temperature: for specific speeds, packages and powers contact your sales office.

## Sequential Port: Write, Pointer Load Non-Incrementing Read




3099 drw 17

**NOTES:**

- If  $\overline{SLD} = V_{IL}$ , then address will be clocked in on the SCLK's rising edge.
- If  $\overline{CNTEN} = V_{IH}$  for the SCLK's rising edge, the internal address counter will not advance.
- Pointer is not incremented on cycle immediately following  $\overline{SLD}$  even if  $\overline{CNTEN}$  is LOW.

### Sequential Port: Write, Pointer Load, Burst Read




3099 drw 18

**NOTES:**

1. If  $\overline{SLD} = V_{IL}$ , then address will be clocked in on the SCLK's rising edge.
2. If  $\overline{CNTEN} = V_{IH}$  for the SCLK's rising edge, the internal address counter will not advance.
3. Pointer is not incremented on cycle immediately following  $\overline{SLD}$  even if  $\overline{CNTEN}$  is LOW.

### Read $\overline{STRT}/\overline{EOB}$ Flag Timing - Sequential Port




3099 drw19

**NOTES:** (Also used in Figure "Read  $\overline{STRT}/\overline{EOB}$  Flag Timing")

1. If  $\overline{SSTRT}_1$  or  $\overline{SSTRT}_2 = V_{IL}$ , then address will be clocked in on the SCLK's rising edge.
2. If  $\overline{CNTEN} = V_{IH}$  for the SCLK's rising edge, the internal address counter will not advance.
3.  $\overline{SOE}$  will control the output and should be HIGH on power-up. If  $\overline{SCE} = V_{IL}$  and is clocked in while  $\overline{SR/W} = V_{IH}$ , the data addressed will be read out within that cycle. If  $\overline{SCE} = V_{IL}$  and is clocked in while  $\overline{SR/W} = V_{IL}$ , the data addressed will be written to if the last cycle was a read.  $\overline{SOE}$  may be used to control the bus contention and permit a write on this cycle.
4. Unlike  $\overline{SLD}$  case,  $\overline{CNTEN}$  is not disabled on cycle immediately following  $\overline{SSTRT}$ .
5. If  $\overline{SR/W} = V_{IL}$ , data would be written to  $D_0$  again since  $\overline{CNTEN} = V_{IH}$ .
6.  $\overline{SOE} = V_{IL}$  makes no difference at this point since the  $\overline{SR/W} = V_{IL}$  disables the output until  $\overline{SR/W} = V_{IH}$  is clocked in on the next rising clock edge.




### Waveform of Write Cycles: Sequential Port



3099 drw 20

### Waveform of Burst Write Cycles: Sequential Port




3099 drw 21

**NOTES:**

1. If SLD = V<sub>IL</sub>, then address will be clocked in on the SCLK's rising edge.
2. If CNTEN = V<sub>IH</sub> for the SCLK's rising edge, the internal address counter will not advance.
3. Pointer is not incrementing on cycle immediately following SLD even if CNTEN is LOW.
4. If SR/W = V<sub>IL</sub>, data would be written to D<sub>0</sub> again since CNTEN = V<sub>IH</sub>.
5. SOE = V<sub>IL</sub> makes no difference at this point since the SR/W = V<sub>IL</sub> disables the output until SR/W = V<sub>IH</sub> is clocked in on the next rising clock edge.

## Waveform of Write Cycles: Sequential Port ( $\overline{\text{STRT}}$ / $\overline{\text{EOB}}$ Flag Timing)




NOTES: (Also used in Figure "Read  $\overline{\text{STRT}}$ / $\overline{\text{EOB}}$  Flag Timing")


1. If  $\overline{\text{SSTRT}}_1$  or  $\overline{\text{SSTRT}}_2 = V_{IL}$ , then address will be clocked in on the SCLK's rising edge.
2. If  $\overline{\text{CNTEN}} = V_{IH}$  for the SCLK's rising edge, the internal address counter will not advance.
3.  $\overline{\text{SOE}}$  will control the output and should be HIGH on power-up. If  $\overline{\text{SCE}} = V_{IL}$  and is clocked in while  $\overline{\text{SR}}/\overline{\text{W}} = V_{IH}$ , the data addressed will be read out within that cycle. If  $\overline{\text{SCE}} = V_{IL}$  and is clocked in while  $\overline{\text{SR}}/\overline{\text{W}} = V_{IL}$ , the data addressed will be written to if the last cycle was a read.  $\overline{\text{SOE}}$  may be used to control the bus contention and permit a write on this cycle.
4. Unlike  $\overline{\text{SLD}}$  case,  $\overline{\text{CNTEN}}$  is not disabled on cycle immediately following  $\overline{\text{SSTRT}}$ .
5. If  $\overline{\text{SR}}/\overline{\text{W}} = V_{IL}$ , data would be written to D<sub>0</sub> again since  $\overline{\text{CNTEN}} = V_{IH}$ .
6.  $\overline{\text{SOE}} = V_{IL}$  makes no difference at this point since the  $\overline{\text{SR}}/\overline{\text{W}} = V_{IL}$  disables the output until  $\overline{\text{SR}}/\overline{\text{W}} = V_{IH}$  is clocked in on the next rising clock edge.

3099 drw 22

### Sequential Counter Enable Cycle After Reset, Write Cycle<sup>(1,4,6)</sup>




### Sequential Counter Enable Cycle After Reset, Read Cycle<sup>(1,4)</sup>




**NOTES:**

1. 'D0' represents data input for Address = 0, 'D1' represents data input for Address = 1, etc.
2. If  $\overline{\text{CNTEN}} = V_{\text{IL}}$  then 'D1' would be written into 'A1' at this point.
3. Data output is available at a  $t_{\text{CO}}$  after the  $\text{SR}\overline{\text{W}} = V_{\text{H}}$  is clocked. The  $\overline{\text{RST}}$  sets  $\text{SR}\overline{\text{W}} = \text{LOW}$  internally and therefore disables the output until the next clock.
4.  $\overline{\text{SCE}} = V_{\text{IL}}$  throughout all cycles.
5. If  $\overline{\text{CNTEN}} = V_{\text{IL}}$  then 'D1' would be clocked out (read) at this point.
6.  $\text{SR}\overline{\text{W}} = V_{\text{IL}}$ .

## Random Access Port - Reset Timing




## Random Access Port Restart Timing of Sequential Port<sup>(1)</sup>



### NOTES:

1. The sequential port is in the STOP mode and is being restarted from the random port by the Bit 4 Counter Release (see Case 5).
2. "0" is written to Bit 4 from the random port at address  $[A_2 - A_0] = 100$ , when  $\overline{CMD} = V_{IL}$  and  $\overline{CE} = V_{IH}$ . The device is in the Buffer Command Mode (see Case 5).
3. CLR is an internal signal only and is shown for reference only.
4. Sequential port must also prohibit  $\overline{SR/W}$  or  $\overline{SCE}$  from being LOW for  $t_{WERS}$  and  $t_{RSRC}$  periods or SCLK must not toggle from LOW-to-HIGH until after  $t_{RSRC}$ .

## Ordering Information



3099 drw 27

**NOTE:**

- Industrial temperature range is available on selected TQFP packages in standard power. For specific speeds, packages and powers contact your sales office.

## Datasheet Document History

- 3/8/99: Initiated datasheet document history  
Converted to new format  
Cosmetic and typographical corrections  
Page 2 Added additional notes to pin configurations
- 6/4/99: Changed drawing format
- 11/10/99: Replaced IDT logo
- 4/18/00: Page 3 Added "Outputs" in Sequential pin description table  
Changed ±200mV to 0mV in notes



**CORPORATE HEADQUARTERS**  
2975 Stender Way  
Santa Clara, CA 95054

**for SALES:**  
800-345-7015 or 408-727-6166  
fax: 408-492-8674  
www.idt.com

**for Tech Support:**  
831-754-4613  
DualPortHelp@idt.com

The IDT logo is a registered trademark of Integrated Device Technology, Inc.