

M64894FP/GP

Serial Input PLL Frequency Synthesizer for TV/VCR

REJ03F0166-0200

Rev.2.00

Jun 14, 2006

Description

The M64894 is a semiconductor integrated circuit consisting of PLL frequency synthesizer for TV/VCR using I²C BUS control. It contains the prescaler with operating up to 1.3 GHz. 4 band drivers and tuning amplifier for direct tuning. Built-in 4 band drivers.

Features

- 4 integrated PNP band drivers ($I_O = 40 \text{ mA}$, $V_{\text{sat}} = 0.2 \text{ V Typ@V}_{\text{CC1}}$ to 13.2 V)
- Built-in high-withstanding voltage tuning Amplifier
- Low power dissipation ($I_{\text{CC}} = 20 \text{ mA}$, $V_{\text{CC}} = 5 \text{ V}$)
- Built-in prescaler with input amplifier ($F_{\text{max}} = 1.3 \text{ GHz}$)
- I²C bus control (Read and write mode)
- X'tal 4 MHz is used to realize 3 type of tuning steps (Division ratio 1/512, 1/640, 1/1024)
- Built-in 5-level A/D converter
- Programmable chip address
- 16-pin small SOP/SSOP package

Function

- 2-modulus prescaler (1/32 and 1/33)
- Built-in 4 MHz crystal oscillator and reference divider
- Programmable divider (10-bit M counter, 5-bit S counter)
- Tri-state phase comparator
- Lock detector
- Band switch driver
- Op.Amp for direct tuning
- I²C bus receiver
- 5-level A/D converter


Application

TV, VCR tuners


Recommended Operating Condition

- Supply voltage range
 - $V_{\text{CC1}} = 4.5 \text{ to } 5.5 \text{ V}$
 - $V_{\text{CC2}} = V_{\text{CC1}} \text{ to } 13.2 \text{ V}$
 - $V_{\text{CC3}} = 28 \text{ to } 35 \text{ V}$
- Rated supply voltage
 - $V_{\text{CC1}} = 5 \text{ V}$
 - $V_{\text{CC2}} = 12 \text{ V}$
 - $V_{\text{CC3}} = 33 \text{ V}$

Block Diagram



Pin Arrangement



Pin Description

Pin No.	Symbol	Pin name	Function
1	fin	Prescaler input	Input for the VCO frequency.
2	GND	GND	Ground to 0 V.
3	V _{CC1}	Power supply voltage 1	Power supply voltage terminal. 5.0 V ± 0.5 V
4	V _{CC2}	Power supply voltage 2	Power supply for band switching, V _{CC1} to 13.2 V
5	BS4	Band switching outputs	PNP open collector method is used. When the band switching data is "H", the output is ON. When it is "L", the output is OFF.
6	BS3		
7	BS2		
8	BS1		
9	V _{in}	Filter input (Charge pump output)	This is the output terminal for the LPF input and charge pump output. When the phase of the programmable divider output (f _{1/N}) is ahead compared to the reference frequency (f _{REF}), the "source" current state becomes active. If it is behind, the "sink" current becomes active. If the phases are the same, the high impedance state becomes active.
10	V _{tu}	Tuning output	This supplies the tuning voltage.
11	V _{CC3}	Power supply voltage 3	Power supply voltage for tuning voltage 28 to 35 V
12	ADC/ftest	AD converter input/ Test port	A/D conversion of the input voltage. In control byte data input, the programmable freq. Divider output and reference freq. output is selected by the test mode.
13	SCL	Clock input	Data is read into the shift register when the clock signal falls.
14	SDA	Data input	Input for band SW and programmable freq. divider set up. In lead mode, it outputs lock detector output and power down flag and a state of 5 level A/D converter.
15	ADS	Address switching input	Chip address sets it up with the input condition of terminal.
16	Xin	This is connected to the crystal oscillator	4.0 MHz crystal oscillator is connected.

Absolute Maximum Ratings

(Ta = -20°C to +75°C, unless otherwise noted)

Item	Symbol	Ratings	Unit	Condition
Supply voltage 1	V _{CC1}	6.0	V	Pin3
Supply voltage 2	V _{CC2}	14.4	V	Pin4
Supply voltage 3	V _{CC3}	36.0	V	Pin11
Input voltage	V _I	6.0	V	Not to exceed V _{CC1}
Output voltage	V _O	6.0	V	f _{REF} output
Voltage applied when the band output is OFF	V _{B_{SOFF}}	14.4	V	
Band output current	I _{BSON}	50.0	mA	Per 1 band output circuit
ON the time when the band output is ON	t _{BSON}	10	s	50mA per 1 band output circuit 3circuit are pn at same time
Power dissipation	P _d	450 (470)	mW	Ta = +75°C
Operating temperature	T _{opr}	-20 to +75	°C	
Storage temperature	T _{stg}	-40 to +125	°C	

Recommended Operation Conditions

(Ta = -20°C to +75°C, unless otherwise noted)

Item	Symbol	Ratings	Unit	Conditions
Supply voltage 1	V _{CC1}	4.5 to 5.5	V	Pin3
Supply voltage 2	V _{CC2}	V _{CC1} to 13.2	V	Pin4
Supply voltage 3	V _{CC3}	28 to 35	V	Pin11
Operating frequency (1)	f _{opr1}	4.0	MHz	Crystal oscillation circuit
Operating frequency (2)	f _{opr2}	80 to 1,300	MHz	
Band output current 5 to 8	I _{BDL}	0 to 40	mA	Normally 1 circuit is on. 2 circuits on at the same time are max. It is prohibited to have 3 or more circuits turned on at the same time.

Electrical Characteristics

($T_a = -20^{\circ}\text{C}$ to $+75^{\circ}\text{C}$, $V_{CC1} = 5.0\text{ V}$, $V_{CC2} = 12\text{ V}$, $V_{CC3} = 33\text{ V}$, unless otherwise noted)

Item		Symbol	Test Pin	Limits			Unit	Test Conditions
				Min.	Typ.	Max.		
Input pin	"H" input voltage	V_{IH}	13 to 14	3.0	—	$V_{CC1} + 0.3$	V	
	"L" input voltage	V_{IL}	13 to 14	—	—	1.5	V	
	"H" input current	I_{IH}	13 to 14	—	—	10	μA	$V_{CC1} = 5.5\text{V}$, $V_i = 4.0\text{V}$
	"L" input current	I_{IL}	13, 14	—	-4/-14	-10/30	μA	$V_{CC1} = 5.5\text{V}$, $V_i = 0.4\text{V}$
SDA output	"H" output voltage	V_{OL}	14	—	—	0.4	μA	$V_{CC1} = 5.5\text{V}$, $I_o = 3\text{mA}$
	"L" output voltage	V_{LO}	14	—	—	10	μA	$V_{CC1} = 5.5\text{V}$, $V_o = 5.5\text{V}$
Band SW	Output voltage	V_{BS}	5 to 8	11.6	11.8	—	V	$V_{CC2} = 12\text{V}$, $I_o = -40\text{mA}$
	Leak current	I_{OLK1}	5 to 8	—	—	-10	μA	$V_{CC2} = 12\text{V}$ band SW is OFF
Tuning output	Output voltage "H"	V_{TOH}	10	32.5	—	—	V	$V_{CC3} = 33\text{V}$
	Output voltage "L"	V_{TOL}	10	—	0.2	0.4	V	$V_{CC3} = 33\text{V}$
Charge pump	"H" output current	I_{OH}	9	—	270	370	μA	$V_{CC1} = 5.0\text{V}$, $V_o = 2.5\text{V}$
	"L" output current	I_{OL}	9	—	70	110	μA	$V_{CC1} = 5.0\text{V}$, $V_o = 2.5\text{V}$
	Leak current	I_{CPLK}	9	—	—	50	nA	$V_{CC1} = 5.5\text{V}$, $V_o = 2.5\text{V}$
Supply current 1		I_{CC1}	3	—	20	30	mA	$V_{CC1} = 5.5\text{V}$
Supply current 2	4 circuits: OFF	I_{CC2A}	4	—	—	0.3	mA	$V_{CC2} = 12\text{V}$
	1 circuits: ON, Output: OPEN	I_{CC2B}	4	—	6.0	8.0	mA	$V_{CC2} = 12\text{V}$
	Output current 40mA	I_{CC2C}	4	—	46.0	48.0	mA	$V_{CC2} = 12\text{V}$ $I_o = -40\text{mA}$
Supply current 3		I_{CC3}	11	—	3.0	4.0	mA	$V_{CC3} = 12\text{V}$ Output ON

Note: Typical values are measured at $V_{CC1} = 5.0\text{ V}$, $V_{CC2} = 12\text{ V}$, $V_{CC3} = 33\text{ V}$, $T_a = +25^{\circ}\text{C}$.

Switching Characteristics

($T_a = -20^{\circ}\text{C}$ to $+75^{\circ}\text{C}$, $V_{CC1} = 5.0\text{ V}$, $V_{CC2} = 12\text{ V}$, $V_{CC3} = 33\text{ V}$, unless otherwise noted)

Item	Symbol	Test Pin	Limits			Unit	Test Conditions	
			Min.	Typ.	Max.			
Prescaler operating frequency	fopr	1	80	—	1300	MHz	$V_{CC1} = 4.5$ to 5.5V $V_{in} = V_{inmin}$ to V_{inmax}	
Operating input voltage	V_{in}	1	-24	—	4	dBm	$V_{CC1} = 4.5$ to 5.5V	80 to 100MHz
			-27	—	4			100 to 200MHz
			-30	—	4			200 to 800MHz
			-27	—	4			800 to 1000MHz
			-18	—	4			1000 to 1300MHz
Clock pulse frequency	t_{SCL}	13	0	—	100	kHz	$V_{CC1} = 4.5$ to 5.5V	
Bus free time	t_{BUF}	14	4.7	—	—	μs	$V_{CC1} = 4.5$ to 5.5V	
Data hold time	t_{HDSTA}	13	4	—	—	μs	$V_{CC1} = 4.5$ to 5.5V	
SCL low hold time	t_{LOW}	13	4.7	—	—	μs	$V_{CC1} = 4.5$ to 5.5V	
SCL high hold time	t_{HIGH}	13	4	—	—	μs	$V_{CC1} = 4.5$ to 5.5V	
Set up time	t_{SUSTA}	13, 14	4.7	—	—	μs	$V_{CC1} = 4.5$ to 5.5V	
Data hold time	t_{HDDAT}	13, 14	0	—	—	s	$V_{CC1} = 4.5$ to 5.5V	
Data set up time	t_{SUDAT}	13, 14	250	—	—	ns	$V_{CC1} = 4.5$ to 5.5V	
Rise time	t_r	13, 14	—	—	1000	ns	$V_{CC1} = 4.5$ to 5.5V	
Fall time	t_f	13, 14	—	—	300	ns	$V_{CC1} = 4.5$ to 5.5V	
Set up time	t_{SUSTO}	13, 14	4	—	—	μs	$V_{CC1} = 4.5$ to 5.5V	

Method of Setting Data

The input information to consist of 2 or data of 4 bytes to lead to chip address is received in I²C bus receiver. It shows a definition of bus protocol admitted in the following.

1_STA	CA	CB	BB	STO		
2_STA	CA	D1	D2	STO		
3_STA	CA	CB	BB	D1	D2	STO
4_STA	CA	D1	D2	CB	BB	STO

STA : Start condition

STO : Stop condition

CA : Chip address

CB : Control data byte


BB : Band SW data byte

D1 : Divider data byte

D2 : Divider data byte

The information of 5 bytes necessary for circuit operation is chip address and control data, band SW data of 2 bytes and divider byte of 2 bytes. After the chip address input, 2 or data of 4 bytes are received.

Function bit is contained the first and the third data byte to distinguish between divider data and control data, band data, and "0" goes ahead of divider data, and "1" goes ahead of control data, band SW data.



Write Mode Format

Byte	MSB								LSB
Address byte	1	1	0	0	0	MA1	MA0	0	A
Divider byte 1	0	N14	N13	N12	N11	N10	N9	N8	A
Divider byte 2	N7	N6	N5	N4	N3	N2	N1	N0	A
Control byte1	1	CP	T2	T1	T0	RSa	RSb	OS	A
Band SW byte	X	X	X	X	BS4	BS3	BS2	BS1	A

Read Mode Format

Byte	MSB								LSB
Address byte	1	1	0	0	0	MA1	MA0	1	A
Status byte 1	POR	FL	X	X	X	A2	A1	A0	A

Data Cording Example

Write Mode Format Example

Byte	MSB							LSB	Condition in Data Setting	
Address Byte	1	1	0	0	0	1	1	0	1	ADS input V_{CC1}
Divider byte 1	0	1	0	0	0	0	0	0	1	Dividing ratio N = 16544
Divider byte 2	1	0	1	0	0	0	0	0	1	
Control byte 1	1	1	0	0	0	0	1	0	1	C.P.current 270 μ A f_{REF} division ratio 1/1024
Band SW byte	0	0	0	0	1	0	0	0	1	BS4 output ON

Note: $f_{VCO} = N \cdot 8 \cdot f_{REF} = 16544 \cdot 8 \cdot (4\text{MHz}/1024) = 517\text{MHz}$

Read Mode Format Example

Byte	MSB							LSB	Condition in Data Setting	
Address byte	1	1	0	0	0	1	1	1	1	
Status byte 1 input	1	1	1	1	1	1	1	1	1	
Status byte 1 output	0	1	1	1	1	0	1	1	1	FL "1" output at locked ADC input at open

Test Mode Data Set Up Method

Test Mode Bit Set Up

X : Random, 0 or 1. normal "0"

MA1, MA0 : Programmable address bit

Address Input Voltage	MA1	MA0
0 to $0.1 \pm V_{CC1}$	0	0
Always valid	0	1
$0.4 \pm V_{CC1}$ to $0.6 \cdot V_{CC1}$	1	0
$0.9 \pm V_{CC1}$ to V_{CC1}	1	1

Note: N14 to N0: How to set dividing ratio of the programmable the divider

$$\text{Dividing ratio } N = N14 (2^{14} = 16384) + N0 (2^0 = 1)$$

Therefore, the range of division N is 1,024 to 32,768

$$\text{Example) } f_{VCO} = f_{REF} \cdot 8 \cdot N$$

$$= 3.90625 \cdot 8 \cdot N$$

$$= 31.25 \cdot N \text{ (kHz)}$$

CP: Setting Up The Charge Pump Current of The Phase Comparator

CP	Charge pump current	Mode
0	70 μ A	Test
1	270 μ A	Normal

T2, T1, T0: Setting Up for The Test Mode

T2	T1	T0	Charge Pump	Pin 12 Condition	Mode
0	0	X	Normal operation	ADC input	Normal operation
0	1	X	High impedance	ADC input	Test mode
1	1	0	Sink	ADC input	Test mode
1	1	1	Source	ADC input	Test mode
1	0	0	High impedance	f _{REF} output	Test mode
1	0	1	High impedance	f1/N output	Test mode

RSa, RSb: Set Up for The Reference Frequency Division Ratio

RSa	RSb	Division Ratio
1	1	1/512
0	1	1/1024
X	0	1/640

OS: Set Up The Tuning Amplifier

OS	Tuning Voltage Output	Mode
0	ON	Normal
1	OFF	Test

POR : Power on reset flag. "1" output at reset

FL : Lock detector flag. "1" output at locked, "0" output at unlocked

A2, A1, A0: 5 Level A/D Converter Output Data

ADC Input Voltage	A2	A1	A0
0.6 ± V _{CC1} to V _{CC1}	1	0	0
0.45 ± V _{CC1} to 0.6 ± V _{CC1}	0	1	1
0.3 ± V _{CC1} to 0.45 ± V _{CC1}	0	1	0
0.15 ± V _{CC1} to 0.3 ± V _{CC1}	0	0	1
0 to 0.15 ± V _{CC1}	0	0	0


Note: The voltage accuracy allowance range: 0.03 ± V_{CC1} (V)

Power On Reset Operation


(Initial state the power is turned ON)

BS4 to BS1 : OFF
 Charge pump : High impedance
 Tuning amplifier : OFF
 Charge pump current : 270 μA
 Frequency division ratio : 1/1024


Timing Diagram





Crystal Oscillator Connection Diagram



Application Example



Package Dimensions



Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.
Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.
The information described here may contain technical inaccuracies or typographical errors.
Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (<http://www.renesas.com>).
 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.
-



RENESAS SALES OFFICES

<http://www.renesas.com>

Refer to "<http://www.renesas.com/en/network>" for the latest and detailed information.

Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A
Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd.

Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120
Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7898

Renesas Technology Hong Kong Ltd.

7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong
Tel: <852> 2265-6688, Fax: <852> 2730-6071

Renesas Technology Taiwan Co., Ltd.

10th Floor, No.99, Fushing North Road, Taipei, Taiwan
Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology Singapore Pte. Ltd.

1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632
Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd.

Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea
Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd

Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia
Tel: <603> 7955-9390, Fax: <603> 7955-9510