

Preliminary Spec.

Some of contents are subject to change without notice.

MITSUBISHI LSIs

MH4V36AM-6,-7

FAST PAGE MODE 150994944-BIT (4194304-WORD BY 36-BIT) DYNAMIC RAM

DESCRIPTION

The MH4V36AM is an 4M word by 36-bit dynamic RAM module and consists of 2 industry standard 4M X 16 dynamic RAMs in TSOP and 1 industry standard 4M X 4(4CAS) dynamic RAMs in TSOP.

The ICs are mounted on both sides of one small ceracom PC board with flash gold plating and form a convenient 68-pin package.

FEATURES


Type name	RAS access time (max.ns)	CAS access time (max.ns)	Address access time (max.ns)	OE access time (max.ns)	Cycle time (min.ns)
MH4V36AM-6	60	15	30	15	110
MH4V36AM-7	70	20	35	20	130

- Utilizes industry standard 4M X 16 DRAMs in TSOP package and industry standard 4M X 4(4CAS) DRAM in TSOP package
- Single 3.3V +/- 0.3V supply
- Low stand-by power dissipation
5.4mW (Max) CMOS Input level
- Low operating power dissipation
MH4V36AM - 6 1.155W (Max)
MH4V36AM - 7 1.100W (Max)
- All inputs, output TTL compatible and low capacitance
- 4096 refresh cycles every 64ms (A₀ ~ A₁₁)
- Includes 2pcs 0.22uF decoupling capacitors

APPLICATION

Main memory unit for computers, Microcomputer memory, Refresh memory for CRT

PIN CONFIGURATION (TOP VIEW)



MH4V36AM-6,-7

FAST PAGE MODE 150994944-BIT (4194304-WORD BY 36-BIT) DYNAMIC RAM

FUNCTION

The MH4V36AM provide, in addition to normal read, write, and read-modify-write operations, a number of


other functions, e.g., fast page mode, $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, and delayed-write. The input conditions for each are shown in Table 1.

Table 1 Input conditions for each mode

Operation	Inputs				Input/Output	
	RAS	CAS	W	OE	Input	Output
Read	ACT	ACT	NAC	ACT	OPN	VLD
Write	ACT	ACT	ACT	NAC	VLD	OPN
Read-modify-write	ACT	ACT	ACT	ACT	VLD	VLD
RAS-only refresh	ACT	NAC	DNC	DNC	DNC	OPN
Hidden refresh	ACT	ACT	DNC	ACT	OPN	VLD
$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh	ACT	ACT	NAC	DNC	DNC	OPN
Standby	NAC	DNC	DNC	DNC	DNC	OPN

Note : ACT : active, NAC : nonactive, DNC : don't care, VLD : valid, IVD : Invalid, APD : applied, OPN : open

BLOCK DIAGRAM



Preliminary Spec.

Some of contents are subject to change without notice.

MITSUBISHI LSIs

MH4V36AM-6,-7

FAST PAGE MODE 150994944-BIT (4194304-WORD BY 36-BIT) DYNAMIC RAM

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Supply voltage	With respect to Vss	-0.5 ~ 4.6	V
VI	Input voltage		-0.5 ~ 4.6	V
VO	Output voltage		-0.5 ~ 4.6	V
IO	Output current		50	mA
Pd	Power dissipation	Ta=25°C	3	W
Topr	Operating temperature		0 ~ 70	°C
Tstg	Storage temperature		-40 ~ 100	°C

RECOMMENDED OPERATING CONDITIONS (Ta=0 ~70 °C , unless otherwise noted) (Note 1)

Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
Vcc	Supply voltage	3.0	3.3	3.6	V
Vss	Supply voltage	0	0	0	V
VIH	High-level input voltage, all inputs	3.0		3.6	V
VIL	Low-level input voltage, all inputs	-0.3		0.8	V

Note 1 : All voltage values are with respect to Vss

ELECTRICAL CHARACTERISTICS (Ta=0 ~70 °C, Vcc=3.3V±0.3V, Vss=0V, unless otherwise noted) (Note 2)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
VOH	High-level output voltage	IOH=-2.0mA	2.4		Vcc	v
VOL	Low-level output voltage	IOL=2.0mA	0		0.4	v
IOZ	Off-state output current	Q floating 0V VOUT 3.6V	-10		10	µA
II	Input current	0V VIN 3.6V, Other inputs pins = 0V	-30		30	µA
ICC1 (AV)	Average supply current from Vcc operating (Note 3,4,5)	-6 RAS, CAS cycling tRC=tWC=min. output open			380	mA
					305	
ICC2	Supply current from Vcc , stand-by	RAS= CAS =VIH, output open			4	mA
		RAS= CAS Vcc -0.2V, output open			1.4	
ICC4(AV)	Average supply current from Vcc Fast-Page-Mode (Note 3,4,5)	-6 RAS=VIL, CAS cycling tPC=min. output open			260	mA
					240	
ICC6(AV)	Average supply current from Vcc CAS before RAS refresh mode (Note 3,5)	-6 CAS before RAS refresh cycling tRC=min. , W Vcc - 0.2 output open			380	mA
					365	

Note 2: Current flowing into an IC is positive, out is negative.

3: Icc1 (AV), Icc4 (AV) and Icc6 (AV) are dependent on cycle rate. Maximum current is measured at the fastest cycle rate.

4: Icc1 (AV) and Icc4 (AV) are dependent on output loading. Specified values are obtained with the output open.

5: Column Address can be changed once or less while RAS=VIL and CAS=VIH

CAPACITANCE (Ta=0~70°C , Vcc=3.3V±0.3V, Vss=0V, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
CI (A)	Input capacitance, address inputs	VI=Vss f=1MHZ Vi=25mVrms			30	pF
CI (OE)	Input capacitance, OE input				36	pF
CI (W)	Input capacitance, write control input				36	pF
CI (RAS)	Input capacitance, RAS input				36	pF
CI (CAS)	Input capacitance, CAS input				30	pF
CI / O	Input/Output capacitance, data ports				25	pF

MH4V36AM-6,-7

FAST PAGE MODE 150994944-BIT (4194304-WORD BY 36-BIT) DYNAMIC RAM

SWITCHING CHARACTERISTICS (Ta=0~70°C, Vcc=3.3V +/-0.3V, Vss=0V, unless otherwise noted, see notes 6,13,14)

Symbol	Parameter	Limits				Unit
		-6		-7		
		Min	Max	Min	Max	
tCAC	Access time from $\overline{\text{CAS}}$ (Note 7,8)		15		20	ns
tRAC	Access time from $\overline{\text{RAS}}$ (Note 7,9)		60		70	ns
tAA	Column address access time (Note 7,10)		30		35	ns
tCPA	Access time from $\overline{\text{CAS}}$ precharge (Note 7,11)		35		40	ns
tOEA	Access time from $\overline{\text{OE}}$ (Note 7)		15		20	ns
tCLZ	Output low impedance time from $\overline{\text{CAS}}$ low (Note 7)	5		5		ns
tOFF	Output disable time after $\overline{\text{CAS}}$ high (Note 12)	0	15	0	15	ns
tOEZ	Output disable time after $\overline{\text{OE}}$ high (Note 12)	0	15	0	15	ns

Note 6: An initial pause of 500 μs is required after power-up followed by a minimum of eight initialization cycles (any combination of cycles containing $\overline{\text{RAS}}$ -Only refresh or $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh).

Note the $\overline{\text{RAS}}$ may be cycled during the initial pause. And any 8 $\overline{\text{RAS}}$ or $\overline{\text{RAS}}/\overline{\text{CAS}}$ cycles are required after prolonged periods (greater than 64 ms) of $\overline{\text{RAS}}$ inactivity before proper device operation is achieved.

7: Measured with a load circuit equivalent to $\text{VOH}=2.4\text{V}(\text{IOH}=-2\text{mA})/\text{VOL}=0.4\text{V}(\text{IOL}=2\text{mA})$ load 100pF.

The reference levels for measuring of output signal are 2.0V(VOH) and 0.8V(VOL).

8: Assumes that t_{RCD} $t_{\text{RCD(max)}}$ and t_{ASC} $t_{\text{ASC(max)}}$.

9: Assumes that t_{RCD} $t_{\text{RCD(max)}}$ and t_{RAD} $t_{\text{RAD(max)}}$. If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by amount that t_{RCD} exceeds the value shown.

10: Assumes that t_{RAD} $t_{\text{RAD(max)}}$ and t_{ASC} $t_{\text{ASC(max)}}$.

11: Assumes that t_{CP} $t_{\text{CP(max)}}$ and t_{ASC} $t_{\text{ASC(max)}}$.

12: $t_{\text{OFF(max)}}$ and $t_{\text{OEZ(max)}}$ defines the time at which the output achieves the high impedance state ($I_{\text{out}} = \pm 10 \mu\text{A}$) and is not reference to VOH(min) or VOL(max) .

TIMING REQUIREMENTS (For Read, Write, Read-Modify-Write, Refresh, and Fast-Page Mode Cycles)

(Ta=0 ~ 70 °C, Vcc=3.3V +/- 0.3V, Vss=0V, unless otherwise noted See notes 13,14)

Symbol	Parameter	Limits				Unit
		-6		-7		
		Min	Max	Min	Max	
tREF	Refresh cycle time		64		64	ms
tRP	$\overline{\text{RAS}}$ high pulse width	40		50		ns
tRCD	Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{CAS}}$ low (Note15)	20	45	20	50	ns
tCRP	Delay time, $\overline{\text{CAS}}$ high to $\overline{\text{RAS}}$ low	10		10		ns
tRPC	Delay time, $\overline{\text{RAS}}$ high to $\overline{\text{CAS}}$ low	0		0		ns
tCPN	$\overline{\text{CAS}}$ high pulse width	10		10		ns
tRAD	Column address delay time from $\overline{\text{RAS}}$ low (Note16)	15	30	15	35	ns
tASR	Row address setup time before $\overline{\text{RAS}}$ low	0		0		ns
tASC	Column address setup time before $\overline{\text{CAS}}$ low (Note17)	0	10	0	10	ns
tRAH	Row address hold time after $\overline{\text{RAS}}$ low	10		10		ns
tCAH	Column address hold time after $\overline{\text{CAS}}$ low	15		15		ns
tdZC	Delay time, data to $\overline{\text{CAS}}$ low (Note18)	0		0		ns
tdZO	Delay time, data to $\overline{\text{OE}}$ low (Note18)	0		0		ns
tcDD	Delay time, $\overline{\text{CAS}}$ high to data (Note19)	15		15		ns
tODD	Delay time, $\overline{\text{OE}}$ high to data (Note19)	15		15		ns
tr	Transition time (Note20)	1	50	1	50	ns

Note 13: The timing requirements are assumed $t_{\text{r}}=5\text{ns}$.

14: VIH(min) and VIL(max) are reference levels for measuring timing of input signals.

15: $t_{\text{RCD(max)}}$ is specified as a reference point only. If t_{RCD} is less than $t_{\text{RCD(max)}}$, access time is t_{RAC} . If t_{RCD} is greater than $t_{\text{RCD(max)}}$, access time is controlled exclusively by t_{CAC} or t_{AA} . $t_{\text{RCD(min)}}$ is specified as $t_{\text{RCD(min)}} = t_{\text{RAH(min)}} + 2t_{\text{H}} + t_{\text{ASC(min)}}$.

16: $t_{\text{RAD(max)}}$ is specified as a reference point only. If t_{RAD} $t_{\text{RAD(max)}}$ and t_{ASC} $t_{\text{ASC(max)}}$, access time is controlled exclusively by t_{AA} .

17: $t_{\text{ASC(max)}}$ is specified as a reference point only. If t_{RCD} $t_{\text{RCD(max)}}$ and t_{ASC} $t_{\text{ASC(max)}}$, access time is controlled exclusively by t_{CAC} .

18: Either t_{dZC} or t_{dZO} must be satisfied.

19: Either t_{cDD} or t_{ODD} must be satisfied.

20: t_{r} is measured between VIH(min) and VIL(max) .

Read and Refresh Cycles

Symbol	Parameter	Limits				Unit
		-6		-7		
		Min	Max	Min	Max	
t _{RC}	Read cycle time	110		130		ns
t _{RAS}	RAS low pulse width	60	10000	70	10000	ns
t _{CAS}	CAS low pulse width	15	10000	20	10000	ns
t _{CSH}	CAS hold time after RAS low	60		70		ns
t _{RS\bar{H}}	RAS hold time after RAS low	15		20		ns
t _{RCS}	Read Setup time after CAS high	0		0		ns
t _{rch}	Read hold time after CAS low (Note 21)	0		0		ns
t _{rrh}	Read hold time after RAS low (Note 21)	10		10		ns
t _{RAL}	Column address to RAS hold time	30		35		ns
t _{och}	CAS hold time after OE low	15		20		ns
t _{orh}	RAS hold time after OE low	15		20		ns

Note 21: Either t_{rch} or t_{rrh} must be satisfied for a read cycle.

Write Cycle (Early Write and Delayed Write)

Symbol	Parameter	Limits				Unit
		-6		-7		
		Min	Max	Min	Max	
t _{WC}	Write cycle time	110		130		ns
t _{RAS}	RAS low pulse width	60	10000	70	10000	ns
t _{CAS}	CAS low pulse width	15	10000	20	10000	ns
t _{CSH}	CAS hold time after RAS low	60		70		ns
t _{RS\bar{H}}	RAS hold time after RAS low	15		20		ns
t _{WCS}	Write setup time before CAS low (Note 23)	0		0		ns
t _{WCH}	Write hold time after CAS low	10		10		ns
t _{CWL}	CAS hold time after W low	15		20		ns
t _{RWL}	RAS hold time after W low	15		20		ns
t _{WP}	Write pulse width	10		10		ns
t _{DS}	Data setup time before CAS low or W low	0		0		ns
t _{DH}	Data hold time after CAS low or W low	10		15		ns
t _{OE\bar{H}}	OE hold time after W low	15		20		ns

Read-Write and Read-Modify-Write Cycles

Symbol	Parameter	Limits				Unit
		-6		-7		
		Min	Max	Min	Max	
trWC	Read write/read modify write cycle time (Note22)	155		180		ns
tRAS	RAS low pulse width	105	10000	120	10000	ns
tCAS	CAS low pulse width	60	10000	70	10000	ns
tCSH	CAS hold time after RAS low	105		120		ns
tRSH	RAS hold time after CAS low	60		70		ns
tRCS	Read setup time before CAS low	0		0		ns
tcWD	Delay time, CAS low to W low (Note23)	40		45		ns
trWD	Delay time, RAS low to W low (Note23)	85		95		ns
tAWD	Delay time, address to W low (Note23)	55		60		ns
tcWL	CAS hold time after W low	15		20		ns
trWL	RAS hold time after W low	15		20		ns
tWP	Write pulse width	10		10		ns
tDS	Data setup time before W low	0		0		ns
tDH	Data hold time after W low	10		15		ns
toEH	OE hold time after W low	15		15		ns

Note 22: trWC is specified as $trWC_{(min)} = trAC_{(max)} + tODD_{(min)} + trWL_{(min)} + trP_{(min)} + 5t$.

23: twCS, tcWD, trWD and tAWD and, tcPWD are specified as reference points only. If twCS_(min) the cycle is an early write cycle and the DQ pins will remain high impedance throughout the entire cycle. If tcWD tcWD_(min), trWD trWD_(min), tAWD tAWD_(min) and tcPWD tcPWD_(min) (for fast page mode cycle only), the cycle is a read-modify-write cycle and the DQ will contain the data read from the selected address. If neither of the above condition (delayed write) of the DQ (at access time and until CAS or OE goes back to V_{ih}) is indeterminate.

Fast-Page Mode Cycle (Read, Early Write, Read -Write, Read-Modify-Write Cycle) (Note 24)

Symbol	Parameter	Limits				Unit
		-6		-7		
		Min	Max	Min	Max	
tPC	Fast page mode read/write cycle time	40		45		ns
tPRWC	Fast page mode read write/read modify write cycle time	85		95		ns
tRAS	RAS low pulse width for read write cycle (Note25)	100	125000	115	125000	ns
tCP	CAS high pulse width (Note26)	10	15	10	15	ns
tcPRH	RAS hold time after CAS precharge	35		40		ns
tcPWD	Delay time, CAS precharge to W low (Note23)	60		65		ns

Note 24: All previously specified timing requirements and switching characteristics are applicable to their respective fast page mode cycle.

25: tRAS_(min) is specified as two cycles of CAS input are performed.

26: tCP_(max) is specified as a reference point only.

CAS before RAS Refresh Cycle (Note 27)


Symbol	Parameter	Limits				Unit
		-6		-7		
		Min	Max	Min	Max	
tCSR	CAS setup time before RAS low	10		10		ns
tCHR	CAS hold time after RAS low	10		15		ns
tRSR	Read setup time before RAS low	10		10		ns
trHR	Read hold time after RAS low	10		15		ns

Note 27: Eight or more CAS before RAS cycles instead of eight RAS cycles are necessary for proper operation of CAS before RAS refresh mode.

MH4V36AM-6,-7

FAST PAGE MODE 150994944-BIT (4194304-WORD BY 36-BIT) DYNAMIC RAM


Timing Diagrams (Note 28) Read Cycle



Note 28

- Indicates the don't care input.
VIH(min) VIN VIH(max) or VIL(min) VIN VIL(max)
- Indicates the invalid output.
- Indicates the skew of the four inputs.


Write Cycle (Early write)




MH4V36AM-6,-7

FAST PAGE MODE 150994944-BIT (4194304-WORD BY 36-BIT) DYNAMIC RAM


Write Cycle (Delayed write)




Read-Write, Read-Modify-Write Cycle




RAS-only Refresh Cycle



CAS before RAS Refresh Cycle




Hidden Refresh Cycle (Read) (Note 29)




Note 29: Early write, delayed write, read write or read modify write cycle is applicable instead of read cycle. Timing requirements and output state are the same as that of each cycle shown above.


Fast Page Mode Read Cycle




Fast Page Mode Write Cycle (Early Write)



Fast-Page Mode Write Cycle (Delayed Write)



Fast Page Mode Read-Write,Read-Modify-Write Cycle



Preliminary Spec.





Some of contents are subject to change without notice.

MITSUBISHI LSIs

MH4V36AM-6,-7

FAST PAGE MODE 150994944-BIT (4194304-WORD BY 36-BIT) DYNAMIC RAM

MH4V36AM OUTLINE



Detail A