


Three-PLL General Purpose Clock Generator

Features

- Three PLLs provide all necessary clocks for modern motherboards and other synchronous systems
- Four configurable clocks can choose 1 of 30 frequency options. These clocks can have any frequency between 76.9 kHz and 100 MHz (80 MHz at 3.3V)
- Eight outputs (2291), six outputs (2292)
- Factory EPROM programmable for fast turnaround times
- Compatible with 486-class, Pentium[™]-class and Pentium Pro processor clock specifications
- Low skew (500 ps) between related signals available on any or all configurable outputs
- Phase-locked loop oscillator input derived from external crystal (10 MHz to 25 MHz) or external reference clock (1 MHz to 30 MHz)

- Configuration includes permanent shutdown options for unused PLLs and configurable clocks
- Suspend feature allows shutting down a factory configurable set of PLLs and outputs with the S2 pin
- Smooth frequency transitions on CPUCLK from 8 MHz to 100 MHz (80 MHz at 3.3V)
- SHUTDOWN/OE pin three-states outputs and powers down part. OE available as an option. Power-down current draw of less than 50 μA, plus 15 μA max. for 32 kHz subsystem (CY2291 & CY2295 only)
- Weak pulldowns in outputs pull signals low when three-stated
- CY2291 pin compatible with ICD2028 (20-pin 300-mil SOIC). Upward compatible with ICD2023 (without serial channel)
- · 3.3V or 5V operation
- Capable of withstanding greater than 2000V static discharge



Pentium is a trademark of Intel Corporation.



Pin Summary

Name	Pin Number CY2291	Pin Number CY2292	Pin Number CY2295	Description
32XOUT	1	_	1	32.768 kHz crystal feedback
32K	2	_	2	32.768 kHz output (always active if V _{BATT} is present)
CLKC	3	1	4	Configurable clock output C
V_{DD}	4, 16	2, 14	5, 6, 22, 23, 26	Voltage supply
GND	5	3, 11	3, 7, 8, 17, 21	Ground
XTALIN ^[1]	6	4	9	Reference crystal input or external reference clock input
XTALOUT ^[1, 2]	7	5	10	Reference crystal feedback
XBUF	8	6	11	Buffered reference clock output
CLKD	9	7	12	Configurable clock output D
CPUCLK	10	8	14	CPU frequency clock output
CLKB	11	9	15	Configurable clock output B
CLKA	12	10	16	Configurable clock output A
CLKF	13	_	18	Configurable clock output F
S0	14	12	19	CPU clock select input, bit 0
S1	15	13	20	CPU clock select input, bit 1
S2/SUSPEND	17	15	24	CPU clock select input, bit 2. Optionally enables suspend feature when LOW $^{\rm [4]}$
SHUTDOWN/OE	18	16	25	Places outputs in three-state ^[3] condition and shuts down chip when LOW. Optionally, only places outputs in three-state ^[3] condition and does not shut down chip when LOW.
V _{BATT}	19		27	Battery supply for 32.768 kHz circuit
32XIN	20	_	28	32.768 kHz crystal input

Notes:

- For best accuracy, use a parallel-resonant crystal, C_{LOAD} ≈ 17 pF.
- Float XTALOUT pin if XTALIN is driven by reference clock (as opposed to crystal).

 The CY2291 has weak pull-downs on all outputs (except 32K). Hence, when a three-state condition is forced on the outputs, the output pins are pulled LOW. Please refer to applications note "Understanding the CY2291 and CY2292" for more information.

Operation

The CY2291, CY2292 and CY2295 are a third-generation family of clock generators. The CY2291 is upwardly compatible with the industry standard ICD2023 and ICD2028 and continues their tradition by providing a high level of customizable features to meet the diverse clock generation needs of modern motherboards and other synchronous systems. The CY2292 differs from the CY2291 in that it comes in a 16-pin 150-mil SOIC package, and does not provide either the 32-kHz or CLKF outputs. The CY2295 is available in a space-saving 28-pin SSOP package

All parts provide a highly configurable set of clocks for PC motherboard applications. Each of the four configurable clock outputs (CLKA-CLKD) can be assigned 1 of 30 frequencies in any combination. Multiple outputs configured for the same or related^[4] frequencies will have low (≤500 ps) skew, in effect providing on-chip buffering for heavily loaded signals.

The CY2291, CY2292 and CY2295 can be configured for either 5V or 3.3V operation. The internal ROM tables use EPROM technology, allowing factory configuration for operation at user-defined frequencies. The reference oscillator has been designed for 10-MHz to 25-MHz crystals, providing additional flexibility. No external components are required with this crystal. Alternatively, an external reference clock of frequency between 1 MHz and 30 MHz can be used. Customers using the 32-kHz oscillator on the CY2291 or CY2295 should connect a 10 M Ω resistor in parallel with the 32-kHz crystal.

Output Configuration

The CY2291 and CY2295 (and CY2292) have five (four) independent frequency sources on chip. These are the 32-kHz oscillator (not available on CY2292), the reference oscillator, and three Phase Locked Loops (PLLs). Each PLL has a specific function. The System PLL (SPLL) drives the CLKF output (not available on CY2292) and provides fixed output frequencies on the configurable outputs. The SPLL offers the most output frequency divider options. The CPU PLL (CPLL) is controlled by the select inputs (S0-S2) to provide eight user-selectable frequencies with smooth slewing between frequencies. The Utility PLL (UPLL) provides the most accurate clock. It is often used for miscellaneous frequencies not provided by the other frequency sources.

All configurations are factory programmable, providing short sample and production lead times. Please refer to the applica-



tion note "Understanding the CY2291 and CY2292" for information on configuring the part.

Power Saving Features

The $\overline{SHUTDOWN}/OE$ input three-states the outputs when pulled LOW (the 32-kHz clock output is not affected). If system shutdown is enabled (the default), a LOW on this pin also shuts off the PLLs, counters, the reference oscillator, and all other active components. The resulting current on the V_{DD} pins will be less than 50 μA (plus 15 μA max. for the 32-kHz subsystem) and is typically 10 μA . After leaving shutdown mode, the PLLs will have to re-lock. All outputs except 32K have a weak pull-down so that the outputs do not float when three-stated. $^{[3]}$

The S2/SUSPEND input can be configured to shut down a customizable set of outputs and/or PLLs, when LOW. All PLLs and any of the outputs except 32K can be shut off in nearly any combination. The only limitation is that if a PLL is shut off, all outputs derived from it must also be shut off. Suspending a PLL shuts off all associated logic, while suspending an output simply forces a three-state condition.^[4]

The CPUCLK can slew (transition) smoothly between 8 MHz and 100 MHz (80 MHz at 3.3V). This feature is extremely useful in "Green" PC and laptop applications, where reducing the frequency of operation can result in considerable power savings. This feature meets all 486 and Pentium processor slewing requirements.

Standard Configurations CPUCLK Output Frequency Definition

Select Pins					CY2291SC-128 CPUCLK Output Frequency (MHz)		
S0	S1	S2	Desired	Actual	Desired	Actual	
0	0	0	20.0	20.0	66.6	66.593	
0	0	1	50.0	49.9201	66.6	66.593	
0	1	0	60.0	59.9574	66.6	66.593	
0	1	1	80.0	80.1818	66.6	66.593	
1	0	0	24.0	24.0176	66.6	66.593	
1	0	1	66.6	66.6107	66.6	66.593	
1	1	0	40.0	40.0909	66.6	66.593	
1	1	1	100.0	99.4318	66.6	66.593	

Standard Configurations Output Frequency Definition

	CY2291SC-104	CY2291SC-104		
	Desired	Actual	Desired	Actual
CLKA Output	12.0	11.9837	32.0	31.9970
CLKB Output	CPUCLK / 2	CPUCLK / 2	19.2	19.1982
CLKC Output	16.0	15.9783	24.0	23.9977
CLKD Output	1.8430	1.8436	Off	Off
CLKF Output	24.0	23.9674	Off	Off

Standard Pin Configurations





Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.) Supply Voltage -0.5V to +7.0V DC Input Voltage -0.5V to +7.0V Storage Temperature-65°C to +150°C

Max. Soldering Temperature (10 sec)	260°C
Junction Temperature	150°C
Package Power Dissipation	750 m W
Static Discharge Voltage(per MIL-STD-883, Method 3015)	>2000V

Operating Conditions^[5]

Parameter	Description	Min.	Max.	Unit
V _{DD}	Supply Voltage, 5.0V (3.3V) operation	4.5 (3.0)	5.5 (3.6)	V
V _{BATT}	Battery Backup Voltage	2.0	5.5	V
T _A	Operating Temperature, Ambient	0	70	°C
C _{LOAD}	Max. Load Capacitance 5.0V (3.3V) Operation		25 (15)	pF
f _{REF}	Reference Frequency	10.0	25.0	MHz
f _{REF}	Reference Frequency, External Reference Clock ^[6, 7]	1	30	MHz

Electrical Characteristics

Parameter	Description	Conditions	Min.	Тур.	Max.	Unit
V _{OH} ^[8]	HIGH-Level Output Voltage	I _{OH} = 4.0 mA	2.4			٧
V _{OL} ^[8]	LOW-Level Output Voltage	I _{OL} = 4.0 mA			0.4	٧
V _{OH–32}	32.768 kHz HIGH-Level Output Voltage	I _{OH} = 0.5 mA	V _{BATT} — 0.5			٧
V _{OL-32}	32.768 kHz LOW-Level Output Voltage	I _{OL} = 0.5 mA			0.4	٧
V _{IH}	HIGH-Level Input Voltage ^[9]	Except crystal pins	2.0			٧
V _{IL}	LOW-Level Input Voltage ^[9]	Except crystal pins			0.8	V
I _{IH}	Input HIGH Current	$V_{IN} = V_{DD} - 0.5V$		< 1	10	μΑ
I	Input LOW Current	$V_{IN} = +0.5V$		< 1	10	μΑ
l _{OZ}	Output Leakage Current	Three-state outputs			250	μΑ
I _{DD}	V _{DD} Supply Current ^[10]	V _{DD} = V _{DD} max., 5V (3.3V) operation		75(50)	100(65)	mA
I _{DDS}	V _{DD} Power Supply Current in Shutdown Mode ^[10]	Shutdown active, excluding V _{BATT}		10	50	μА
I _{BATT}	V _{BATT} Power Supply Current	V _{BATT} = 3.0V		5	15	μΑ

Notes:

<sup>Notes:
5. Electrical parameters are guaranteed with these operating conditions.
6. External input reference clock must have a duty cycle between 40% and 60%, measured at V_{DD}/2.
7. Please refer to application note "Crystal Oscillator Topics" for information on AC-coupling the external input reference clock.
8. All outputs swing rail to rail
9. Xtal inputs have CMOS thresholds.
10. Load = Max, V_{IN} = 0V or V_{DD}, Typical (-104) configuration, CPUCLK = 66 MHz. Other configurations will vary. Power can be approximated by the following formula (multiply by 0.65 for 3V operation):
IDD=10+0.06*(FCPLL+FUPLL+2*FSPLL)+0.27*(FCLKA+FCLKB+FCLKC+FCLKD+FCPUCLK+FCLKF+FXBUF)</sup>



Switching Characteristics^[11]


Parameter	Name	Description	Min.	Тур.	Max.	Unit
t ₁	Output Period	Clock output range, 5V operation	10 (100 MHz)		13000 (76.923 kHz)	ns
t ₁	Output Period	Clock output range, 3.3V operation	12.5 (80 MHz)		13000 (76.923 kHz)	ns
	Output Duty Cycle ^[12]	Duty cycle for outputs, defined as $t_2 \div t_1^{[13]}$ $f_{OUT} \ge 66 MHZ$	40%	50%	60%	
		Duty cycle for outputs, defined as $t_2 \div t_1^{[13]}$ $f_{OUT} < 66 MHZ$	45%	50%	55%	
t ₃	Rise time	Output clock rise time ^[14]		3	5	ns
t ₄	Fall time	Output clock fall time ^[14]		2.5	4	ns
t ₅	Output Disable Time	Time for output to enter three-state mode after SHUTDOWN/OE goes LOW		10	15	ns
t ₆	Output Enable Time	Time for output to leave three-state mode after SHUTDOWN/OE goes HIGH		10	15	ns
t ₇	Skew	Skew delay between any identical or related outputs ^[4, 13]		< 0.25	0.5	ns
t ₈	CPUCLK Slew	Frequency transition rate	1.0		20.0	MHz/ ms
t _{9A}	Clock Jitter ^[15]	Peak-to-peak period jitter (t _{9A} max. – t _{9A} min.), % of clock period (f _{OUT} ≤ 4 MHz)		<0.5	1	%
t _{9B}	Clock Jitter ^[15]	Peak-to-peak period jitter (t_{9B} max. – t_{9B} min.) (4 MHz \leq $t_{0UT} \leq$ 16 MHz)		<0.7	1	ns
t _{9C}	Clock Jitter ^[15]	Peak-to-peak period jitter (16 MHz < f _{OUT} ≤ 50 MHz)		<400	500	ps
t _{9D}	Clock Jitter ^[15]	Peak-to-peak period jitter (f _{OUT} > 50 MHz)		<250	350	ps
t _{10A}	Lock Time for CPLL	Lock Time from Power-up		<25	50	ms
t _{10B}	Lock Time for UPLL and SPLL	Lock Time from Power-up		<0.25	1	ms
	Slew Limits	CPU PLL Slew Limits	8		100 (5V) 80 (3.3V)	MHz

Guaranteed by design, not 100% tested.
 XBUF duty cycle depends on XTALIN duty cycle.
 Measured at 1.4V.
 Measured between 0.4V and 2.4V.
 Jitter varies with configuration. All standard configurations sample tested at the factory conform to this limit. For more information on jitter, please refer to the application note: "Jitter in PLL-Based Systems."




Switching Waveforms


All Outputs, Duty Cycle and Rise/Fall Time




Output Three-State Timing^[3]



CLK Outputs Jitter and Skew




CPU Frequency Change





Test Circuit



Ordering Information

Ordering Code	Package Name	Package Type	Operating Range	Operating Voltage
CY2291SC-XXX	S5	20-Pin SOIC (300-Mil)	Commercial	5.0V
CY2292SC-XXX	S16	16-Pin SOIC (150-Mil)	Commercial	5.0V
CY2295PVC-XXX	O28	28-Pin SSOP	Commercial	5.0V
CY2291SL-XXX	S5	20-Pin SOIC (300-Mil)	Commercial	3.3V
CY2292SL-XXX	S16	16-Pin SOIC (150-Mil)	Commercial	3.3V
CY2295PVL-XXX	O28	28-Pin SSOP	Commercial	3.3V

Document #: 38-00410-B




CY229	CY2291/2/5 CUSTOM CONFIGURATION REQUEST FORM						
Company	Engineer		FAE	-/Sales			
Phone#	 Fax#			Date			
CIRCLE ONE	CY2291 CY2292	CY	 2295				
The CY2291, CY2295 and CY229 urability due to their unique interna may be defined within the scope o several iterations to achieve the drepresentative for assistance. 1. OPERATING VOLTAGE (Cir.)	2 are the industry's most fley I factory-programmable EPR f the PLL frequencies and div esired frequencies. Shaded a	kible frequency OM array. Of thi ider criteria de	r synthesizers, offer ne CY2291/2/5's out scribed in the follow	puts, six (fiv ring. The pro	e on the CY2292) cess may require		
2. INPUT REFERENCE FREQU	,	Crystal	External Clock	1/1 210	18 MHz (Default)		
If a different reference is required (must be between 10 MHz at 3. CPU-PLL (CPLL) FREQUEN Select Requested S2 S1 S0	uired, specify the frequency i nd 25 MHz for crystal, 1 MHz	n the box to the and 30 MHz f	e right or external clock):				
0 0 0		If the Suspend	d Option is specified	in #7 below,	the Select MSB		
	1	(S2) serves a	dual function as b	oth the MS	B CPU address		
0 0 1			uspend select pin. T		•		
0 1 0			ses 000–011 will be				
0 1 1			during the suspend	•			
1 0 0			any outputs deriv signed in #5 as optic		•		
1 0 1		•	ain active during the	•			
1 1 0			am donvo donnig tire	o odopona n			
1 1 1							
4. UTILITY-PLL (UPLL) AND S To minimize harmonic effects Requested UPLL	at 5V; 8–80 MHz at 3.3V YSTEM-PLL (SPLL) FREQUE , avoid setting any PLL to an Actual	JENCIES ("Off equal or multip SPLL	is a valid frequenc ble frequency of ano Requested	ther PLL.	or either PLL.)		
Range: 8–100 MHz a	at 5V; 8–80 MHz at 3.3V		Range: 8-100 MH				
5. OUTPUT CONFIGURATION Assign by number from the O				e entered fo	or blanks.)		
Output Options Table							
1.Ref 6. CPI		16. SPLL/4	21.SPLL/12	26. SPL			
2. Ref/2 7. CPI 3. Ref/4 8. CPI		17. SPLL/5 18. SPLL/6	22. SPLL/13 23. SPLL/20	27. SPL 28. SPL			
4. Ref/8 9. UPI		19. SPLL/8	24. SPLL/24	29. SPL	.L/96		
5. CPLL 10. UF		20. SPLL/10	25. SPLL/26	30. SPL			
	Option Frequency			Option	Frequency		
32K (Fixed 32 kHz			(Options 1–30, Off)				
CLKF (Options 14–16, Off	·		(Options 1 30, Off)				
XBUF (Option 1 only	·		(Options 1-30, Off) (Options 1-30, Off)				
CPUCLK (Options 5–7, Off) re not available on the CY2292			(A (Bof(0) in a	anloced with Bot/2		
			CLKD only: option #	4 (nei/o) is n	epiaceo with nei/3.		
6. SHUTDOWN OPTION (Circle	·	Yes	No				
7. SUSPEND OPTION (Circle Y	es or No)	Yes	No				
IF SUSPEND = "Yes": Circ down when the Suspend mod suspending a PLL automatica FOR CYPRESS USE ONLY (Sha	le is active (S2=0). Note that ally suspends its outputs.		UTIL-PLL	XBUF CPUCLK CLKF	CLKA CLKB CLKC CLKD		
Customer Configuration		Marking					
Date		Quantity					




Package Diagrams

20-Lead (300-Mil) Molded SOIC S5




16-Lead (150-Mil) Molded SOIC S16



DIMENSIONS IN INCHES MIN. MAX.

LEAD COPLANARITY 0.004 MAX.





Package Diagrams

28-Lead Shrunk Small Outline Package O28

