PRELIMINARY

MOSEL VITELIC

V53C8256L HIGH PERFORMANCE 3.3 VOLT 256K x 8 BIT FAST PAGE MODE CMOS DYNAMIC RAM

HIGH PERFORMANCE	60
Max. RAS Access Time, (t _{RAC})	60 ns
Max. Column Address Access Time, (t _{CAA})	30 ns
Min. Fast Page Mode Cycle Time, (t _{PC})	40 ns
Min. Read/Write Cycle Time, (t _{RC})	120 ns

Features

- 256K x 8-bit organization
- Fast Page Mode for a sustained data rate of 25 MHz
- RAS access time: 60 ns
- Read-Modify-Write, RAS-Only Refresh, CAS-Before-RAS Refresh capability
- Refresh Interval: 512 cycles/8 ms
- Available in 24 pin 300 mil Plastic DIP, 24/26 pin 300 mil SOJ, and 28-pin TSOP-I packages
- Single +3.3 V ± 0.3 V power supply
- TTL Interface

Description


The V53C8256L is a high speed 262,144 x 8 bit CMOS dynamic random access memory. The V53C8256L offers a combination of features: Fast Page Mode for high data bandwidth, fast usable speed, CMOS standby current.

All inputs and outputs are TTL compatible. Input and output capacitances are significantly lowered to allow increased system performance. Fast Page Mode operation allows random access of up to 512 (x8) bits within a row with cycle times as short as 40ns. Because of static circuitry, the CAS clock is not in the critical timing path. The flow-through column address latches allow address pipelining while relaxing many critical system timing requirements for fast usable speed. These features make the V53C8256L ideally suited for graphics, digital signal processing and high performance computing systems.

Device Usage Chart

Operating	Package Outline			Access Time (ns)	Tomporaturo		
Temperature Range	Р	к	т	60	Std.	Temperature Mark	
0°C to 70 °C	•	•	•	•	•	Blank	

V53C8256L



24 Lead Plastic DIP **PIN CONFIGURATION Top View**

Vss	С	1	0	24	þ	Vss
I/O ₁		2		23	þ	I/O_8
I/O2		3		22	Þ	I/O7
I/O ₃		4		21	Þ	I/O_6
I/O4		5		20	Þ	I/O5
WE		6	Ш	19	þ	CAS
RAS		7	300	18	þ	OE
A ₀		8	ŝ	17	Þ	A ₈
A ₁	Ц	9		16	Þ	A7
A ₂		10		15	þ	A ₆
A ₃		11		14	Þ	A_5
Vcc	Ц	12		13	Þ	A ₄
			82	56L-03		

Description Plastic DIP SOJ TSOP-I т 28

24/26 Lead SOJ **PIN CONFIGURATION** Top View

Vss I	1	0	26	⊐ Vss
I/O ₁	2		25	□ I/O ₈
I/O ₂	3		24	b I∕O7
I/O ₃	4		23	□ I/O ₆
I/O4	5		22	□ I/O5
WE	6		21	
RAS A ₀	8	300 mil	19	□ 0E □ A8
A1	10		17	🗅 A7
A ₂	[11		16	🗅 A ₆
A3	[12		15	🗆 A5
Vcc I	[13		14	🗅 A4
		82	256L-02	

28 Lead TSOP-I **PIN CONFIGURATION** Top View

CAS 1 I/O5 2 I/O6 3 I/O7 4 I/O8 5 VSS 6 VSS 7 NC 8 I/O1 9 I/O2 10 I/O3 11 I/O4 12	28 0E 27 A8 26 A7 25 A6 24 A5 23 A4 22 NC 21 VCC 20 NC 19 A3 18 A2 17 A1
I/O2 = 10 I/O3 = 11	19 🗖 A3

8256L-04

Pin Names

A ₀ -A ₈	Address Inputs
RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Write Enable
ŌĒ	Output Enable
I/O ₁ –I/O ₈	Data Input, Output
V _{CC}	+5V Supply
V _{SS}	0V Supply
NC	No Connect

V53C8256L

Absolute Maximum Ratings*

Ambient Temperature

Under Bias	–10°C to +80°C
Storage Temperature (plastic)	. –55°C to +125°C
Voltage Relative to V _{SS}	–1.0 V to +4.6 V
Data Output Current	50 mA
Power Dissipation	1.0 W

*Note: Operation above Absolute Maximum Ratings can adversely affect device reliability.


Capacitance*

```
T_{A} = 25°C, V_{CC} = 3.3V \pm 0.3V, V_{SS} = 0 V
```

Symbol	Parameter	Тур.	Max.	Unit
C _{IN1}	Address Input	3	4	pF
C _{IN2}	$\overline{RAS}, \overline{CAS}, \overline{WE}, \overline{OE}$	4	5	pF
C _{OUT}	Data Input/Output	5	7	pF

*Note: Capacitance is sampled and not 100% tested

Block Diagram



V53C8256L

DC and Operating Characteristics (1-2)

 T_A = 0°C to 70°C, V_{CC} = 3.3 V \pm 0.3V, V_{SS} = 0 V, unless otherwise specified.

		Access	V53C8256L						
Symbol	Parameter	Time	-		Max.	Unit	Test Conditions	Notes	
ILI	Input Leakage Current (any input pin)		-10		10	μA	$V_{SS} \leq V_{IN} \leq V_{CC}$		
I _{LO}	Output Leakage Current (for High-Z State)		-10		10	μA	$V_{SS} \le V_{OUT} \le V_{CC}$ RAS, CAS at V _{IH}		
I _{CC1}	V _{CC} Supply Current, Operating	60			120	mA	t _{RC} = t _{RC} (min.)	1, 2	
I _{CC2}	V _{CC} Supply Current, TTL Standby				2	mA	$\overline{RAS}, \overline{CAS} \text{ at } V_{IH},$ other inputs $\ge V_{SS}$		
I _{CC3}	V _{CC} Supply Current, RAS-Only Refresh	60			120	mA	t _{RC} = t _{RC} (min.)	2	
I _{CC4}	V _{CC} Supply Current, Fast Page Mode Operation	60			110	mA	Minimum Cycle	1, 2	
I _{CC5}	V _{CC} Supply Current, Standby, Output Enabled				2.0	mA	$\overline{RAS} = V_{IH}, \ \overline{CAS} = V_{IL},$ other inputs $\ge V_{SS}$	1	
I _{CC6}	V _{CC} Supply Current, CMOS Standby				2.0	mA	$\label{eq:RAS} \begin{split} \overline{RAS} &\geq V_{CC} - 0.2 \ V, \\ \overline{CAS} &\geq V_{CC} - 0.2 \ V, \\ All \ other \ inputs &\geq V_{SS} \end{split}$		
V _{IL}	Input Low Voltage		-1		0.8	V		3	
V _{IH}	Input High Voltage		2.4		V _{CC} + 1	V		3	
V _{OL}	Output Low Voltage				0.4	V	I _{OL} = 2.0 mA		
V _{OH}	Output High Voltage		2.4			V	I _{OH} = -2.0 mA		

V53C8256L

AC Characteristics

 T_A = 0°C to 70°C, V_{CC} = 3.3 V \pm 0.3 V, V_{SS} = 0V unless otherwise noted AC Test conditions, input pulse levels 0 to 3V

	JEDEC			60			
#	Symbol	Symbol	Parameter	Min.	Max.	Unit	Notes
1	t _{RL1RH1}	t _{RAS}	RAS Pulse Width	60	75K	ns	
2	t _{RL2RL2}	t _{RC}	Read or Write Cycle Time	120		ns	
3	t _{RH2RL2}	t _{RP}	RAS Precharge Time	50		ns	
4	t _{RL1CH1}	t _{CSH}	CAS Hold Time	60		ns	
5	t _{CL1CH1}	t _{CAS}	CAS Pulse Width	15		ns	
6	t _{RL1CL1}	t _{RCD}	RAS to CAS Delay	20	45	ns	
7	t _{WH2CL2}	t _{RCS}	Read Command Setup Time	0		ns	4
8	t _{AVRL2}	t _{ASR}	Row Address Setup Time	0		ns	
9	t _{RL1AX}	t _{RAH}	Row Address Hold Time	10		ns	
10	t _{AVCL2}	t _{ASC}	Column Address Setup Time	0		ns	
11	t _{CL1AX}	t _{CAH}	Column Address Hold Time	10		ns	
12	t _{CL1RH1(R)}	t _{RSH (R)}	RAS Hold Time (Read Cycle)	15		ns	
13	t _{CH2RL2}	t _{CRP}	CAS to RAS Precharge Time	5		ns	
14	t _{CH2WX}	t _{RCH}	Read Command Hold Time Referenced to CAS	ns	5		
15	t _{RH2WX}	t _{RRH}	Read Command Hold Time Referenced to RAS	ns	5		
16	t _{OEL1RH2}	t _{ROH}	RAS Hold Time Referenced to OE	10		ns	
17	t _{GL1QV}	t _{OAC}	Access Time from OE		15	ns	
18	t _{CL1QV}	t _{CAC}	Access Time from CAS		15	ns	6, 7
19	t _{RL1QV}	t _{RAC}	Access Time from RAS		60	ns	6, 8, 9
20	t _{AVQV}	t _{CAA}	Access Time from Column Address		30	ns	6, 7, 10
21	t _{CL1QX}	t _{LZ}	OE or CAS to Low-Z Output	0		ns	16
22	t _{CH2QZ}	t _{HZ}	OE or CAS to High-Z Output	0	10	ns	16
23	t _{RL1AX}	t _{AR}	Column Address Hold Time from RAS	50		ns	
24	t _{RL1AV}	t _{RAD}	RAS to Column Address Delay Time	15	30	ns	11
25	t _{CL1RH1(W)}	t _{RSH (W)}	RAS or CAS Hold Time in Write Cycle	15		ns	
26	t _{WL1CH1}	t _{CWL}	Write Command to CAS Lead Time	15		ns	
27	t _{WL1CL2}	t _{WCS}	Write Command Setup Time	0		ns	12, 13
28	t _{CL1WH1}	t _{WCH}	Write Command Hold Time	10		ns	
29	t _{WL1WH1}	t _{WP}	Write Pulse Width	10		ns	
30	t _{RL1WH1}	t _{WCR}	Write Command Hold Time from RAS	50		ns	
31	t _{WL1RH1}	t _{RWL}	Write Command to RAS Lead Time	15		ns	
32	t _{DVWL2}	t _{DS}	Data in Setup Time	0		ns	14
33	t _{WL1DX}	t _{DH}	Data in Hold Time	10		ns	14

V53C8256L

AC Characteristics (Cont'd)

	JEDEC			6	60		
#	Symbol	Symbol	Parameter	Min.	Max.	Unit	Notes
34	t _{WL1GL2}	t _{WOH}	Write to OE Hold Time	10		ns	14
35	t _{GH2DX}	t _{OED}	OE to Data Delay Time	10		ns	14
36	t _{RL2RL2} (RMW)	t _{RWC}	Read-Modify-Write Cycle Time	170		ns	
37	t _{RL1RH1} (RMW)	t _{RRW}	Read-Modify-Write Cycle RAS Pulse Width		ns		
38	t _{CL1WL2}	t _{CWD}	CAS to WE Delay	40		ns	12
39	t _{RL1WL2}	t _{RWD}	RAS to WE Delay in Read-Modify-Write Cycle	ns	12		
40	t _{CL1CH1}	t _{CRW}	CAS Pulse Width (RMW)	65		ns	
41	t _{AVWL2}	t _{AWD}	Col. Address to WE Delay	58		ns	12
42	t _{CL2CL2}	t _{PC}	Fast Page Mode Read or Write Cycle Time		ns		
43	t _{CH2CL2}	t _{CP}	CAS Precharge Time	10		ns	
44	t _{AVRH1}	t _{CAR}	Column Address to RAS Setup Time	30		ns	
45	t _{CH2QV}	t _{CAP}	Access Time from Column Precharge		34	ns	7
46	t _{RL1DX}	t _{DHR}	Data in Hold Time Referenced to RAS	50		ns	
47	t _{CL1RL2}	t _{CSR}	CAS Setup Time CAS-before-RAS Refresh		ns		
48	t _{RH2CL2}	t _{RPC}	RAS to CAS Precharge Time	0		ns	
49	t _{RL1CH1}	t _{CHR}	CAS Hold Time CAS-before-RAS Refresh		ns		
50	t _{CL2CL2} (RMW)	t _{PCM}	Fast Page Mode Read-Modify-Write Cycle Time	ns			
	t _T	t _T	Transition Time (Rise and Fall)	3	50	ns	15
		t _{REF}	Refresh Interval (512 Cycles)		8	ms	17


V53C8256L

Notes:


- 1. I_{CC} is dependent on output loading when the device output is selected. Specified I_{CC} (max.) is measured with the output open.
- 2. I_{CC} is dependent upon the number of address transitions. Specified I_{CC} (max.) is measured with a maximum of two transitions per address cycle in Fast Page Mode.
- 3. Specified V_{IL} (min.) is steady state operating. During transitions, V_{IL} (min.) may undershoot to –1.0 V for a period not to exceed 20 ns. All AC parameters are measured with V_{IL} (min.) \ge V_{SS} and V_{IH} (max.) \le V_{CC}.
- t_{RCD} (max.) is specified for reference only. Operation within t_{RCD} (max.) limits insures that t_{RAC} (max.) and t_{CAA} (max.) can be met. If t_{RCD} is greater than the specified t_{RCD} (max.), the access time is controlled by t_{CAA} and t_{CAC}.
- 5. Either t_{RRH} or t_{RCH} must be satisified for a Read Cycle to occur.
- 6. Measured with a load equivalent to one TTL inputs and 50 pF.
- 7. Access time is determined by the longest of t_{CAA} , t_{CAC} and t_{CAP} .
- 8. Assumes that $t_{RAD} \le t_{RAD}$ (max.). If t_{RAD} is greater than t_{RAD} (max.), t_{RAC} will increase by the amount that t_{RAD} exceeds t_{RAD} (max.).
- 9. Assumes that $t_{RCD} \le t_{RCD}$ (max.). If t_{RCD} is greater than t_{RCD} (max.), t_{RAC} will increase by the amount that t_{RCD} exceeds t_{RCD} (max.).
- 10. Assumes that $t_{RAD} \ge t_{RAD}$ (max.).
- Operation within the t_{RAD} (max.) limit ensures that t_{RAC} (max.) can be met. t_{RAD} (max.) is specified as a reference point only. If t_{RAD} is greater than the specified t_{RAD} (max.) limit, the access time is controlled by t_{CAA} and t_{CAC}.
- 12. t_{WCS} , t_{RWD} , t_{AWD} and t_{CWD} are not restrictive operating parameters.
- 13. t_{WCS} (min.) must be satisfied in an Early Write Cycle.
- 14. t_{DS} and t_{DH} are referenced to the latter occurrence of \overline{CAS} or \overline{WE} .
- 15. t_T is measured between V_{IH} (min.) and V_{II} (max.). AC-measurements assume $t_T = 5$ ns.
- 16. Assumes a three-state test load (5 pF and a 380 Ohm Thevenin equivalent).
- 17. An initial 200 μs pause and 8 RAS-containing cycles are required when exiting an extended period of bias without clocks. An extended period of time without clocks is defined as one that exceeds the specified Refresh Interval.

V53C8256L

Waveforms of Read Cycle




Waveforms of Early Write Cycle




V53C8256L






Waveforms of Read-Modify-Write Cycle






V53C8256L






Waveforms of Fast Page Mode Write Cycle




V53C8256L




Waveforms of Fast Page Mode Read-Write Cycle

Waveforms of RAS-Only Refresh Cycle




V53C8256L




Waveforms of CAS-before-RAS Refresh Counter Test Cycle

Waveforms of CAS-before-RAS Refresh Cycle




V53C8256L

Waveforms of Hidden Refresh Cycle (Read)



Waveforms of Hidden Refresh Cycle (Write)



Functional Description

The V53C8256L is a CMOS dynamic RAM optimized for high data bandwidth, low power applications. It is functionally similar to a traditional dynamic RAM. The V53C8256L reads and writes data by multiplexing an 18-bit address into a 9-bit row and a 9-bit column address. The row address is latched by the Row Address Strobe (RAS). The column address "flows through" an internal address buffer and is latched by the Column Address Strobe (CAS). Because access time is primarily dependent on a valid column address rather than the precise time that the CAS edge occurs, the delay time from RAS to CAS has little effect on the access time.

Memory Cycle

A memory cycle is initiated by bringing RAS low. Any memory cycle, once initiated, must not be ended or aborted before the minimum t_{RAS} time has expired. This ensures proper device operation and data integrity. A new cycle must not be initiated until the minimum precharge time t_{RP}/t_{CP} has elapsed.

Read Cycle

A Read cycle is performed by holding the Write Enable (WE) signal High during a RAS/CAS operation. The column address must be held for a minimum specified by t_{AR} . Data Out becomes valid only when t_{OAC} , t_{RAC} , t_{CAA} and t_{CAC} are all satisifed. As a result, the access time is dependent on the timing relationships between these parameters. For example, the access time is limited by t_{CAA} when t_{RAC} , t_{CAC} and t_{OAC} are all satisfied.

Write Cycle

A Write Cycle is performed by taking \overline{WE} and \overline{CAS} low during a \overline{RAS} operation. The column address is latched by \overline{CAS} . The Write Cycle can be \overline{WE} controlled or \overline{CAS} controlled depending on whether \overline{WE} or \overline{CAS} falls later. Consequently, the input data must be valid at or before the falling edge of \overline{WE} or \overline{CAS} , whichever occurs last. In the \overline{CAS} -controlled Write Cycle, when the leading edge of \overline{WE} occurs prior to the \overline{CAS} low transition, the I/O data pins will be in the High-Z state at the beginning of the Write function. Ending the Write with \overline{RAS} or \overline{CAS} will maintain the output in the High-Z state.

In the $\overline{\text{WE}}$ controlled Write Cycle, $\overline{\text{OE}}$ must be in the high state and t_{OED} must be satisfied.

V53C8256L

Refresh Cycle

To retain data, 512 Refresh Cycles are required in each 8 ms period. There are two ways to refresh the memory:

- By clocking each of the 512 row addresses (A₀ through A₈) with RAS at least once every 8 ms. Any Read, Write, Read-Modify-Write or RASonly cycle refreshes the addressed row.
- Using a CAS-before-RAS Refresh Cycle. If CAS makes a transition from low to high to low after the previous cycle and before RAS falls, CAS-before-RAS refresh is activated. The V53C8125H uses the output of an internal 9-bit counter as the source of row addresses and ignore external address inputs.

CAS-before-RAS is a "refresh-only" mode and no data access or device selection is allowed. Thus, the output remains in the High-Z state during the cycle. A CAS-before-RAS counter test mode is provided to ensure reliable operation of the internal refresh counter.

Fast Page Mode Operation

Fast Page Mode operation permits all 512 columns within a selected row of the device to be randomly accessed at a high data rate. Maintaining RAS low while performing successive CAS cycles retains the row address internally and eliminates the need to reapply it for each cycle. The column address buffer acts as a transparent or flowthrough latch while \overline{CAS} is high. Thus, access begins from the occurrence of a valid column address rather than from the falling edge of \overline{CAS} , eliminating t_{ASC} and t_T from the critical timing path. CAS latches the address into the column address buffer and acts as an output enable. During Fast Page Mode operation, Read, Write, Read-Modify-Write or Read-Write-Read cycles are possible at random addresses within a row. Following the initial entry cycle into Fast Page Mode, access is t_{CAA} or t_{CAP} controlled. If the column address is valid prior to the rising edge of \overline{CAS} , the access time is referenced to the CAS rising edge and is specified by t_{CAP}. If the column address is valid after the rising CAS edge, access is timed from the occurrence of a valid address and is specified by t_{CAA}. In both cases, the falling edge of CAS latches the address and enables the output.

Fast Page Mode provides sustained data rates up to 25 MHz for applications that require high data rates such as bit-mapped graphics or high-speed signal processing. The following equation can be used to calculate the maximum data rate:

Data Rate = $\frac{512}{t_{RC} + 511 \times t_{PC}}$

Data Output Operation

The V53C8256L Input/Output is controlled by OE, CAS, WE and RAS. A RAS low transition enables the transfer of data to and from the selected row address in the Memory Array. A RAS high transition disables data transfer and latches the output data if the output is enabled. After a memory cycle is initiated with a RAS low transition, a CAS low transition or CAS low level enables the internal I/O path. A CAS high transition or a CAS high level disables the I/O path and the output driver if it is enabled. A CAS low transition while RAS is high has no effect on the I/O data path or on the output drivers. The output drivers, when otherwise enabled, can be disabled by holding \overline{OE} high. The OE signal has no effect on any data stored in the output latches. A WE low level can also disable the output drivers when \overline{CAS} is low. During a Write cycle, if WE goes low at a time in relationship to CAS that would normally cause the outputs to be active, it is necessary to use \overline{OE} to disable the output drivers prior to the WE low transition to allow Data In Setup Time (t_{DS}) to be satisfied.

Power-On

After application of the V_{CC} supply, an initial pause of 200 μ s is required followed by a minimum of 8 initialization cycles (any combination of cycles containing a RAS clock). Eight initialization cycles are required after extended periods of bias without clocks (greater than the Refresh Interval).

During Power-On, the V_{CC} current requirement of the V53C8256L is dependent on the input levels of RAS and CAS. If RAS is low during Power-On, the device will go into an active cycle and I_{CC} will exhibit current transients. It is recommended that RAS and CAS track with V_{CC} or be held at a valid V_{IH} during Power-On to avoid current surges.

V53C8256L

Table 1. V53C8256L Data Output

Operation for Various Cycle Types


Cycle Type	I/O State
Read Cycles	Data from Addressed Memory Cell
CAS-Controlled Write Cycle (Early Write)	High-Z
WE-Controlled Write Cycle (Late Write)	\overline{OE} Controlled. High \overline{OE} = High-Z I/Os
Read-Modify-Write Cycles	Data from Addressed Memory Cell
Fast Page Mode Read	Data from Addressed Memory Cell
Fast Page Mode Write Cycle (Early Write)	High-Z
Fast Page Mode Read-Modify- Write Cycle	Data from Addressed Memory Cell
RAS-only Refresh	High-Z
CAS-before-RAS Refresh Cycle	Data remains as in previous cycle
CAS-only Cycles	High-Z

V53C8256L


Unit in inches [mm]


Package Diagrams

24-Pin 300 mil PDIP



26/24-Pin 300 mil SOJ






28-Pin TSOP-I

Unit in inches

V53C8256L



Section "D-D"

MOSEL VITELIC WORLDWIDE OFFICES

U.S.A.

3910 NORTH FIRST STREET SAN JOSE, CA 95134 PHONE: 408-433-6000 FAX: 408-433-0185

HONG KONG

19 DAI FU STREET TAIPO INDUSTRIAL ESTATE TAIPO, NT, HONG KONG PHONE: 852-2665-4883 FAX: 852-2664-7535

TAIWAN

7F, NO. 102 MIN-CHUAN E. ROAD, SEC. 3 TAIPEI PHONE: 886-2-2545-1213 FAX: 886-2-2545-1209

1 CREATION ROAD I SCIENCE BASED IND. PARK HSIN CHU, TAIWAN, R.O.C. PHONE: 886-3-578-3344 FAX: 886-3-579-2838

JAPAN

WBG MARINE WEST 25F 6, NAKASE 2-CHOME MIHAMA-KU, CHIBA-SHI CHIBA 261-71 PHONE: 81-43-299-6000 FAX: 81-43-299-6555

IRELAND & UK BLOCK A UNIT 2 BROOMFIELD BUSINESS PARK MALAHIDE CO. DUBLIN, IRELAND PHONE: +353 1 8038020 FAX: +353 1 8038049

V53C8256L

GERMANY (CONTINENTAL EUROPE & ISRAEL) 71083 HERRENBERG BENZSTR. 32 GERMANY PHONE: +49 7032 2796-0

FAX: +49 7032 2796 22

U.S. SALES OFFICES

NORTHWESTERN

3910 NORTH FIRST STREET SAN JOSE, CA 95134 PHONE: 408-433-6000 FAX: 408-433-0185

NORTHEASTERN

SUITE 436 20 TRAFALGAR SQUARE NASHUA, NH 03063 PHONE: 603-889-4393 FAX: 603-889-9347 SOUTHWESTERN SUITE 200

5150 E. PACIFIC COAST HWY. LONG BEACH, CA 90804 PHONE: 562-498-3314 FAX: 562-597-2174

CENTRAL & SOUTHEASTERN

604 FIELDWOOD CIRCLE RICHARDSON, TX 75081 PHONE: 972-690-1402 FAX: 972-690-0341

© Copyright 1997, MOSEL VITELIC Inc.

2/99 Printed in U.S.A

The information in this document is subject to change without notice.

MOSEL VITELIC makes no commitment to update or keep current the information contained in this document. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of MOSEL-VITELIC. MOSEL VITELIC subjects its products to normal quality control sampling techniques which are intended to provide an assurance of high quality products suitable for usual commercial applications. MOSEL VITELIC does not do testing appropriate to provide 100% product quality assurance and does not assume any liability for consequential or incidental arising from any use of its products. If such products are to be used in applications in which personal injury might occur from failure, purchaser must do its own quality assurance testing appropriate to such applications.