

# MOS INTEGRATED CIRCUIT $\mu$ PD431000A-X

# 1 M-BIT CMOS STATIC RAM 128 K-WORD BY 8-BIT EXTENDED TEMPERATURE OPERATION

#### Description

The  $\mu$ PD431000A-X is a high speed, low power, and 1,048,576 bits (131,072 words by 8 bits) CMOS static RAM.

The  $\mu$ PD431000A-X has two chip enable pins ( $\overline{CE1}$ , CE2) to extend the capacity. A and B versions are wide voltage versions.

The  $\mu$ PD431000A-X are packed in 32-pin plastic TSOP(I).

#### **Features**

- 131,072 words by 8 bits organization
- Fast access time: 85, 100, 120, 150 ns (MAX.)
- Wide voltage operation (A version: Vcc = 3.0 V to 5.5 V, B version: Vcc = 2.7 V to 5.5 V)
- Operating ambient temperature:  $T_A = -25 \text{ to } + 85 \text{ }^{\circ}\text{C}$
- · Output Enable input for easy application
- Two Chip Enable inputs: CE1, CE2

	Access time Operating		Operating ambient	Supply	current
Part number	ns (MAX.)	supply voltage V	temperature °C	At operating mA (MAX.)	At standby $\mu$ A (MAX.)
μPD431000A-X	70, 85, 100	4.5 to 5.5	-25 to +85	70	50
μPD431000A-AX	70 <sup>Note 1</sup> , 100, 120	3.0 to 5.5		35Note 2	26Note 4
μPD431000A-BX	70 <sup>Note 1</sup> , 100, 120, 150	2.7 to 5.5		30Note 3	22Note 5

**Notes 1.** Vcc = 4.5 to 5.5 V

**2.** 70 mA (Vcc > 3.6 V)

3. 70 mA (Vcc > 3.3 V)

**4.** 50  $\mu$ A (Vcc > 3.6 V)

**5.** 50  $\mu$ A (Vcc > 3.3 V)

The information in this document is subject to change without notice.




#### Ordering Information

Part number	Package	Access time ns (MAX.)	Operating supply voltage V	Operating temperature °C	Remark
μPD431000AGZ-70X-KJH	32-pin Plastic	70	4.5 to 5.5	-25 to +85	_
μPD431000AGZ-85X-KJH	TSOP(I)	85			
μPD431000AGZ-10X-KJH	(8 × 20 mm)	100			
μPD431000AGZ-A10X-KJH	(Normal bent)	100	3.0 to 5.5		A Version
μPD431000AGZ-A12X-KJH		120			
μPD431000AGZ-B10X-KJH		100	2.7 to 5.5		B Version
μPD431000AGZ-B12X-KJH		120			
μPD431000AGZ-B15X-KJH		150			
μPD431000AGZ-70X-KKH	32-pin Pastic	70	4.5 to 5.5		_
μPD431000AGZ-85X-KKH	TSOP(I)	85			
μPD431000AGZ-10X-KKH	(8 × 20 mm)	100			
μPD431000AGZ-A10X-KKH	(Reverse bent)	100	3.0 to 5.5		A Version
μPD431000AGZ-A12X-KKH		120			
μPD431000AGZ-B10X-KKH		100	2.7 to 5.5		B Version
μPD431000AGZ-B12X-KKH		120			
μPD431000AGZ-B15X-KKH		150			
μPD431000AGU-70X-9JH	32-pin Plastic	70	4.5 to 5.5		_
μPD431000AGU-85X-9JH	TSOP(I)	85			
μPD431000AGU-10X-9JH	(8 × 13.4 mm) (Normal bent)	100			
μPD431000AGU-A10X-9JH	(Normal Bent)	100	3.0 to 5.5		A Version
μPD431000AGU-A12X-9JH		120			
μPD431000AGU-B10X-9JH		100	2.7 to 5.5		B Version
μPD431000AGU-B12X-9JH		120			
μPD431000AGU-B15X-9JH		150			
μPD431000AGU-70X-9KH	32-pin Plastic	70	4.5 to 5.5		_
μPD431000AGU-85X-9KH	TSOP(I)	85			
μPD431000AGU-10X-9KH	(8 × 13.4 mm)	100			
μPD431000AGU-A10X-9KH	(Reverse bent)	100	3.0 to 5.5		A Version
μPD431000AGU-A12X-9KH		120			
μPD431000AGU-B10X-9KH		100	2.7 to 5.5		B Version
μPD431000AGU-B12X-9KH		120			
μPD431000AGU-B15X-9KH	1	150			




#### Pin Configuration (Marking side)

32-pin plastic TSOP (I) (8  $\times$  20mm) (Normal bent) [ $\mu$ PD431000AGZ-X-KJH]



## 32-pin plastic TSOP (I) (8 $\times$ 20mm) (Reverse bent)

#### [µPD431000AGZ-X-KKH]



A0 to A16 : Address inputs

I/O1 to I/O8: Data inputs/outputs

\overline{\text{CE1}}, CE2 : Chip Enable 1, 2

\overline{\text{WE}} : Write Enable

\overline{\text{OE}} : Output Enable


Vcc : Power supply

GND : Ground

NC : No connection




# 32-pin plastic TSOP (I) (8 $\times$ 13.4mm) (Normal bent) [ $\mu$ PD431000AGU-X-9JH]



#### 32-pin plastic TSOP (I) (8 × 13.4mm) (Reverse bent)

#### [ $\mu$ PD431000AGU-X-9KH]



A0 to A16 : Address inputs

I/O1 to I/O8: Data inputs/outputs

CE1, CE2 : Chip Enable 1, 2

WE : Write Enable

OE : Output Enable

Vcc : Power supply


GND : Ground

NC : No connection



#### **Block Diagram**





#### **Truth Table**

CE1	CE2	ŌE	WE	Mode	I/O	Supply current
Н	×	×	×	Not selected	High	Isв
×	L	×	×		impedance	
L	Н	Н	Н	Output disable		Icca
L	Н	L	Н	Read	<b>D</b> оит	
L	Н	×	L	Write	Din	

Remark ×: Don't care



#### **Electrical Characteristics**

#### **Absolute Maximum Ratings**

Parameter	Symbol	Rating	Unit
Supply voltage	Vcc	-0.5 <sup>Note</sup> to +7.0	V
Input/Output voltage	VT	-0.5 <sup>Note</sup> to Vcc + 0.5	V
Operating ambient temperature	TA	-25 to +85	°C
Storage temperature	T <sub>stg</sub>	-55 to +125	°C

Note -3.0 V (MIN.) (Pulse width 30 ns)

Caution Exposing the device to stress above those listed in absolute maximum ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this characteristics. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **Recommended Operating Conditions**

Damaratas	0	μPD431	1000A-X	μPD431	000A-AX	μPD431	000A-BX	11.20
Parameter	Symbol	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	Unit
Supply voltage	Vcc	4.5	5.5	3.0	5.5	2.7	5.5	V
High level input voltage	Vih	2.4	Vcc + 0.5	2.4	Vcc +0.5	2.4	Vcc + 0.5	V
Low level input voltage	VIL	-0.3Note	+0.6	-0.3Note	+0.5	-0.3Note	+0.5	V
Operating ambient temperature	TA	-25	+85	-25	+85	-25	+85	°C

Note -3.0 V (MIN.) (Pulse width 30 ns)



#### DC Characteristics (Recommended operating conditions unless otherwise noted)

Dorometer	Symbol	Test Condition		μPD	43100	0A-X	μPD4	131000	A-AX	μPD4	131000	A-BX	Unit
Parameter	Symbol	rest Condition	15	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	Unit
Input leakage current	lu	Vin = 0 V to Vcc		-1.0		+1.0	-1.0		+1.0	-1.0		+1.0	μΑ
I/O leakage current	Ісо			-1.0		+1.0	-1.0		+1.0	-1.0		+1.0	μΑ
Operating supply current	ICCA1	CE1 = VIL, CE2 = VIH Minimum cycle time			40	70		40	70		40	70	mA
		I <sub>1/O</sub> = 0 mA	Vcc ≤ 3.6 V		_	_		15	35		_	_	
			Vcc ≤ 3.3 V			_			_		15	30	
	ICCA2	CE1 = VIL, CE2 = VIH,				15			15			15	
		I <sub>1/O</sub> = 0 mA	Vcc ≤ 3.6 V			_			10			_	
			Vcc ≤ 3.3 V			_			_			8	
	Іссаз	$\label{eq:center_constraints} \begin{split} \overline{CE1} &\leq 0.2 \text{ V, CE2} \ \geq \text{Vcc} - \text{Cycle} = 1 \text{ MHz, } I_{I/O} = 0 \text{ mA} \\ \text{Vil} &\leq 0.2 \text{ V, Vih} \geq \text{Vcc} - 0.2 \text{ V} \end{split}$	٨,			10			10			10	
			Vcc ≤ 3.6 V			_			8			_	
			Vcc ≤ 3.3 V			_			_			7	
Standby supply	IsB	CE1 = VIH or CE2 = VIL				3			3			3	mA
current			Vcc ≤ 3.6 V			_			2			_	
			Vcc ≤ 3.3 V			_			_			2	
	I <sub>SB1</sub>	CE1 ≥ Vcc - 0.2 V,         CE2 ≥ Vcc - 0.2 V			1	50		_	50		_	50	μΑ
			Vcc ≤ 3.6 V		_	_		0.5	26		_	_	
			Vcc ≤ 3.3 V			_		_	_		0.5	22	
	I <sub>SB2</sub>	CE2 ≤ 0.2 V			1	50		_	50		_	50	
			Vcc ≤ 3.6 V		_	_		0.5	26		_	_	
			Vcc ≤ 3.3 V		_	_		_	_		0.5	22	
High level	Vон	Iон = −1.0 mA, Vcc ≥ 4.5 \	/	2.4			2.4			2.4			V
output voltage		Iон = −0.5 mA		_			2.4			2.4			
Low level	VoL	IoL = 2.1 mA, Vcc ≥ 4.5 V				0.4			0.4			0.4	V
output voltage		IoL = 1.0 mA				—			0.4			0.4	

**Remark** These DC characteristics are in common regardless of package types and access time.

#### Capacitance (T<sub>A</sub> = 25 $^{\circ}$ C, f = 1 MHz)

Parameter	Symbol	Test conditions	MIN.	TYP.	MAX.	Unit
Input capacitance	Cin	$V_{IN} = 0 V$			6	pF
Input/Output capacitance	Cı/o	V <sub>1/0</sub> = 0 V			10	pF

Remarks 1. VIN: Input voltage

2. These parameters are periodically sampled and not 100 % tested.




#### AC Characteristics (Recommended operating conditions unless otherwise noted)

#### **AC Test Conditions**


#### Input waveform (Rise/fall time $\leq$ 5 ns)

Input pulse levels

0.6 V to 2.4 V:  $\mu$ PD431000A-X 
0.5 V to 2.4 V:  $\mu$ PD431000A-AX  $\mu$ PD431000A-BX



#### **Output waveform**




#### ★ Output load

AC characteristics should be measured with the following output load conditions.

Part number		Output load conditions
Fait Humber	taa, tco1, tco2, toE, toH	tlz1, tlz2, tolz, tHz1, tHz2, toHz, tWHz, toW
μPD431000A-A10X, 431000A-A12X μPD431000A-B10X, 431000A-B12X	1TTL + 50 pF	1TTL + 5 pF
μPD431000A-B15X	1TTL + 100 pF	1TTL + 5 pF
μPD431000A-X	See Figure 1	See Figure 2

Figure 2

Figure 1



Remark CL includes capacitances of the probe and jig, and stray capacitances.



#### Read Cycle (1/2)

				Vcc ≥	4.5 V			Vcc ≥	3.0 V		
Parameter	Symbol	Bymbol μPD431000A-70X μPD431000A-85X μPD431000A-BX		μPD4310	000A-10X	μPD4310	00A-A10X	Unit	Condition		
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read cycle time	trc	70		85		100		100		ns	
Address access time	<b>t</b> AA		70		85		100		100	ns	Note
CE1 access time	tco1		70		85		100		100	ns	
CE2 access time	tco2		70		85		100		100	ns	
OE to output valid	toe		35		45		50		50	ns	
Output hold from address change	tон	10		10		10		10		ns	
CE1 to output in low impedance	t <sub>LZ1</sub>	10		10		10		10		ns	
CE2 to output in low impedance	tLZ2	10		10		10		10		ns	
OE to output in low impedance	tolz	5		5		5		5		ns	
CE1 to output in high impedance	t <sub>HZ1</sub>		25		30		35		35	ns	
CE2 to output in high impedance	tHZ2		25		30		35		35	ns	
OE to output in high impedance	tонz		25		30		35		35	ns	

Note See the output load.

Remark These AC characteristics are in common regardless of package types.

#### Read Cycle (2/2)


		Vcc ≥	3.0 V			Vcc ≥	2.7 V				
Parameter	Symbol	μPD43100	00A-A12X	μPD4310	00A-B10X	μPD4310	00A-B12X	μPD4310	00A-B15X	Unit	Condition
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read cycle time	trc	120		100		120		150		ns	
Address access time	taa		120		100		120		150	ns	Note
CE1 access time	<b>t</b> co1		120		100		120		150	ns	
CE2 access time	tco2		120		100		120		150	ns	
OE to output valid	toe		60		50		60		70	ns	
Output hold from address change	tон	10		10		10		10		ns	
CE1 to output in low impedance	t <sub>LZ1</sub>	10		10		10		10		ns	
CE2 to output in low impedance	tLZ2	10		10		10		10		ns	
OE to output in low impedance	tolz	5		5		5		5		ns	
CE1 to output in high impedance	t <sub>HZ1</sub>		40		35		40		50	ns	
CE2 to output in high impedance	tHZ2		40		35		40		50	ns	
OE to output in high impedance	tонz		40		35		40		50	ns	

Note See the output load.

Remark These AC Characteristics are in common regardless of package types.



#### **Read Cycle Timing Chart**



**Remark** In read cycle,  $\overline{\text{WE}}$  should be fixed to high level.



#### Write Cycle (1/2)

				Vcc ≥	4.5 V			Vcc ≥	3.0 V		
Parameter	Symbol	μPD4310	000A-70X 000A-AX 000A-BX		000A-85X	μPD4310	000A-10X	μPD4310	00A-A10X	Unit	Condition
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Write cycle time	twc	70		85		100		100		ns	
CE1 to end of write	tcw1	55		70		80		80		ns	
CE2 to end of write	tcw2	55		70		80		80		ns	
Address valid to end of write	taw	55		70		80		80		ns	
Address setup time	tas	0		0		0		0		ns	
Write pulse width	twp	50		60		60		60		ns	
Write recovery time	twr	5		5		0		0		ns	
Data valid to end of write	tow	35		35		60		60		ns	
Data hold time	tон	0		0		0		0		ns	
WE to output in high impedance	twnz		25		30		35		35	ns	Note
Output active from end of write	tow	5		5		5		5		ns	

Note See the output load.

**Remark** These AC characteristics are in common regardless of package types.

#### Write Cycle (2/2)


		Vcc ≥	3.0 V			Vcc ≥ 2	.7 V				
Parameter	Symbol	μPD4310	00A-A12X	μPD4310	00A-B10X	μPD4310	00A-B12X	μPD4310	00A-B15X	Unit	Condition
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Write cycle time	twc	120		100		120		150		ns	
CE1 to end of write	tcw1	100		80		100		120		ns	
CE2 to end of write	tcw2	100		80		100		120		ns	
Address valid to end of write	taw	100		80		100		120		ns	
Address setup time	tas	0		0		0		0		ns	
Write pulse width	twp	85		60		85		100		ns	
Write recovery time	twr	0		0		0		0		ns	
Data valid to end of write	tow	60		60		60		80		ns	
Data hold time	tон	0		0		0		0		ns	
WE to output in high impedance	twнz		40		35		40		50	ns	Note
Output active from end of write	tow	5		5		5		5		ns	

Note See the output load.

Remark These AC Characteristics are in common regardless of package types.



#### Write Cycle Timing Chart 1 (WE Controlled)



Cautions 1. During address transition, at least one of pins  $\overline{\text{CE1}}$ , CE2,  $\overline{\text{WE}}$  should be inactivated.


2. When I/O pins are in the output state, do not apply to the I/O pins signals that are opposite in phase with output signals.

**Remarks 1.** Write operation is done during the overlap time of a low level  $\overline{CE1}$ ,  $\overline{WE}$ , and a high level CE2.

- 2. If  $\overline{\text{CE1}}$  changes to low level at the same time or after the change of  $\overline{\text{WE}}$  to low level, or if CE2 changes to high level at the same time or after the change of  $\overline{\text{WE}}$  to low level, the I/O pins will remain high impedance state.
- 3. When WE is at low level, the I/O pins are always high impedance. When WE is at high level, read operation is executed. Therefore OE should be at high level to make the I/O pins high impedance.



#### Write Cycle Timing Chart 2 (CE1 Controlled)




Cautions 1. During address transition, at least one of pins  $\overline{\text{CE1}}$ , CE2,  $\overline{\text{WE}}$  should be inactivated.

2. When I/O pins are in the output state, do not apply to the I/O pins signals that are opposite in phase with output signals.

Remark Write operation is done during the overlap time of a low level  $\overline{CE1}$ ,  $\overline{WE}$ , and a high level CE2.



#### Write Cycle Timing Chart 3 (CE2 Controlled)



Cautions 1. During address transition, at least one of pins CE1, CE2, WE should be inactivated.

2. When I/O pins are in the output state, do not apply to the I/O pins signals that are opposite in phase with output signals.

Remark Write operation is done during the overlap time of a low level  $\overline{CE1}$ ,  $\overline{WE}$ , and a high level CE2.



#### **Low Vcc Data Retention Characteristics**

#### All Version ( $\mu$ PD431000A-X, 431000A-AX, 431000A-BX: T<sub>A</sub> = -25 to +85 °C)


Parameter	Symbol	Test conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	Vccdr1	$\overline{\text{CE1}} \ge \text{Vcc} - 0.2 \text{ V}, \text{CE2} \ge \text{Vcc} - 0.2 \text{ V}$	2.0		5.5	V
	Vccdr2	CE2 ≤ 0.2 V	2.0		5.5	
Data retention supply current	Iccdr1	$Vcc = 3.0 \text{ V}, \overline{CE1} \ge Vcc - 0.2 \text{ V},$ $CE2 \ge Vcc - 0.2 \text{ V} \text{ or } CE2 \le 0.2 \text{ V}$		0.5	20 <sup>Note</sup>	μΑ
	ICCDR2	Vcc = 3.0 V, CE2 ≤ 0.2 V		0.5	20 <sup>Note</sup>	
Chip deselection to data retention mode	tcdr		0			ns
Operation recovery time	tR		5			ms

**Note** 2.5  $\mu$ A (T<sub>A</sub>  $\leq$  40 °C)



#### **Data Retention Timing Chart**


#### (1) CE1 Controlled



Note A version: 3.0 V, B version: 2.7 V

**Remark** On the data retention mode by controlling  $\overline{CE1}$ , the input level of CE2 must be CE2  $\geq$  Vcc - 0.2 V or CE2  $\leq$  0.2 V. The other pins (Address, I/O,  $\overline{WE}$ ,  $\overline{OE}$ ) can be in high impedance state.

#### (2) CE2 Controlled



Note A version: 3.0 V, B version: 2.7 V

Remark The other pins (CE1, Address, I/O, WE, OE) can be in high impedance state.




#### **Package Drawings**

#### **★** Notice of change in 32-pin plastic TSOP (I) (8 × 20 mm) standoff height

We are changing the 32-pin plastic TSOP (I)  $(8 \times 20 \text{ mm})$  standoff height 0.05  $\pm 0.05$  mm (low standoff height) to 0.1  $\pm 0.05$  mm (high standoff height). Each lot version is identified by the fifth character of the lot number.

#### Difference between high standoff height and low standoff height

#### Detail of lead end




#### Identification of each lot version

Each lot version is identified by the fifth character of the lot number.

Fifth character of the lot number	Lot version	Standoff height
R	R version	0.1 ±0.05 mm (High standoff height)
Н	H version	0.05 ±0.05 mm (Low standoff height)


#### **Marking Example**






#### **★** High standoff height


#### 32 PIN PLASTIC TSOP (I) (8×20)






#### **NOTES**

- 1. Controlling dimension Millimeter.
- 2. Each lead centerline is located within 0.10 mm (0.004 inch) of its true position (T.P.) at maximum material condition.
- 3. "A" excludes mold flash. (Includes mold flash : 8.3 mm MAX. < 0.327 inch MAX.>)






ITEM	MILLIMETERS	INCHES
A	8.0±0.1	0.315±0.004
В	0.45 MAX.	0.018 MAX.
С	0.5 (T.P.)	0.020 (T.P.)
D	0.22±0.05	$0.009^{+0.002}_{-0.003}$
E	0.1±0.05	0.004±0.002
F	1.2 MAX.	0.048 MAX.
G	0.97±0.08	0.038+0.004
ı	18.4±0.1	0.724+0.005
J	0.8±0.2	0.031+0.009
K	0.145±0.05	0.006+0.002
L	0.5	0.020
М	0.10	0.004
N	0.10	0.004
Р	20.0±0.2	$0.787^{+0.009}_{-0.008}$
Q	3°+5°	3°+5° -3°
R	0.25	0.010
S	0.60±0.15	0.024+0.006


S32GZ-50-KJH1





#### ★ High standoff height

#### 32 PIN PLASTIC TSOP (I) (8×20)









#### **NOTES**

- 1. Controlling dimension Millimeter.
- Each lead centerline is located within 0.10 mm (0.004 inch) of its true position (T.P.) at maximum material condition.
- 3. "A" excludes mold flash. (Includes mold flash : 8.3 mm MAX. < 0.327 inch MAX.>).


8.0±0.1 0.45 MAX.	0.315±0.004
0.45 MAX.	
	0.018 MAX.
0.5 (T.P.)	0.020 (T.P.)
0.22±0.05	$0.009^{\color{red}+0.002}_{-0.003}$
0.1±0.05	0.004±0.002
1.2 MAX.	0.048 MAX.
0.97±0.08	$0.038^{+0.004}_{-0.003}$
18.4±0.1	$0.724^{+0.005}_{-0.004}$
0.8±0.2	$0.031^{+0.009}_{-0.008}$
0.145±0.05	$0.006^{+0.002}_{-0.003}$
0.5	0.020
0.10	0.004
0.10	0.004
20.0±0.2	0.787+0.009
3°+5°	3°+5° -3°
0.25	0.010
0.60±0.15	0.024+0.006
	0.22±0.05 0.1±0.05 1.2 MAX. 0.97±0.08 18.4±0.1 0.8±0.2 0.145±0.05 0.5 0.10 0.10 20.0±0.2 3°+5° -3° 0.25


S32GZ-50-KKH1





Low standoff height


### 32 PIN PLASTIC TSOP (I) $(8\times20)$











#### **NOTES**


- (1) Each lead centerline is located within 0.08 mm (0.003 inch) of its true position (T.P.) at maximum material condition.
- (2) "A" excludes mold flash. (Includes mold flash : 8.3 mm MAX.  $<\!0.327$  inch MAX.>)


ITEM	MILLIMETERS	INCHES
Α	8.0±0.1	0.315±0.004
В	0.45 MAX.	0.018 MAX.
С	0.5 (T.P.)	0.020 (T.P.)
D	0.20±0.10	0.008±0.004
G	1.02 MAX.	0.041 MAX.
Н	19.0±0.2	0.748±0.008
ı	18.4±0.2	$0.724^{+0.009}_{-0.008}$
J	0.8±0.2	0.031+0.009
K	$0.125^{+0.10}_{-0.05}$	$0.005^{+0.004}_{-0.002}$
L	0.5±0.1	$0.020^{+0.004}_{-0.005}$
М	0.08	0.003
N	0.10	0.004
Р	20.0±0.2	$0.787^{+0.009}_{-0.008}$
Q	0.05±0.05	0.002±0.002
R	5°±5°	5°±5°
S	1.1 MAX.	0.044 MAX.


S32GZ-50-KJH-3


Low standoff height


#### 32 PIN PLASTIC TSOP(I) (8×20)












#### NOTES


- (1) Each lead centerline is located within 0.08 mm (0.003 inch) of its true position (T.P.) at maximum material condition.
- (2) "A" excludes mold flash. (Includes mold flash : 8.3 mm MAX.  $<\!0.327$  inch MAX.>)

ITEM	MILLIMETERS	INCHES
Α	8.0±0.1	0.315±0.004
В	0.45 MAX.	0.018 MAX.
С	0.5 (T.P.)	0.020 (T.P.)
D	0.20±0.10	0.008±0.004
G	1.02 MAX.	0.041 MAX.
Н	19.0±0.2	0.748±0.008
I	18.4±0.2	$0.724^{+0.009}_{-0.008}$
J	0.8±0.2	0.031+0.009
K	$0.125^{+0.10}_{-0.05}$	$0.005^{+0.004}_{-0.002}$
L	0.5±0.1	0.020+0.004
М	0.08	0.003
N	0.10	0.004
Р	20.0±0.2	$0.787^{+0.009}_{-0.008}$
Q	0.05±0.05	0.002±0.002
R	5°±5°	5°±5°
S	1.1 MAX.	0.044 MAX.


S32GZ-50-KKH-3


### 32PIN PLASTIC TSOP ( ${\rm I}$ ) (8x13.4)





detail of lead end






#### NOTE


- (1) Each lead centerline is located within 0.08 mm (0.003 inch) of its true position (T.P.) at maximum material condition.
- (2) "A" excludes mold flash. (Includes mold flash : 8.3 mm MAX. <0.331 inch MAX.>)


ITEM	MILLIMETERS	INCHES
Α	8.0±0.1	0.315±0.004
В	0.45 MAX.	0.018 MAX.
С	0.5 (T.P.)	0.02 (T.P.)
D	0.22±0.05	$0.009^{+0.002}_{-0.003}$
G	1.0±0.05	$0.039^{+0.003}_{-0.009}$
Н	12.4±0.2	0.488±0.008
I	11.8±0.1	$0.465^{+0.004}_{-0.005}$
J	0.8±0.2	$0.031^{+0.009}_{-0.008}$
К	$0.145^{+0.025}_{-0.015}$	0.006±0.001
L	0.5	0.020
М	0.08	0.003
N	0.08	0.003
Р	13.4±0.2	$0.528^{+0.008}_{-0.009}$
Q	0.1±0.05	0.004±0.002
R	3°+5° -3°	3°+5° -3°
S	1.2 MAX.	0.048 MAX.
Т	0.25	0.01
U	0.16±0.15	$0.006^{+0.007}_{-0.006}$


P32GU-50-9JH

#### **32PIN PLASTIC TSOP (I) (8x13.4)**









#### NOTE

- (1) Each lead centerline is located within 0.08 mm (0.003 inch) of its true position (T.P.) at maximum material condition.
- (2) "A" excludes mold flash. (Includes mold flash : 8.3 mm MAX. <0.331 inch MAX.>)

ITEM	MILLIMETERS	INCHES
Α	8.0±0.1	0.315±0.004
В	0.45 MAX.	0.018 MAX.
С	0.5 (T.P.)	0.02 (T.P.)
D	0.22±0.05	$0.009^{\color{red}+0.002}_{-0.003}$
G	1.0±0.05	$0.039^{+0.003}_{-0.009}$
Н	12.4±0.2	0.488±0.008
I	11.8±0.1	$0.465^{+0.004}_{-0.005}$
J	0.8±0.2	$0.031^{+0.009}_{-0.008}$
K	0.145 <sup>+0.025</sup> -0.015	0.006±0.001
L	0.5	0.020
М	0.08	0.003
N	0.08	0.003
Р	13.4±0.2	$0.528^{\color{red}+0.008}_{-0.009}$
Q	0.1±0.05	0.004±0.002
R	3°+5° -3°	3°+5° -3°
S	1.2 MAX.	0.048 MAX.
Т	0.25	0.01
U	0.16±0.15	0.006+0.007

P32GU-50-9KH

 $\mu$ PD431000A-X



#### **Recommended Soldering Conditions**

Please consult with our sales offices for soldering conditions of the  $\mu PD431000A-X$ .

#### **Types of Surface Mount Device**

```
\muPD431000AGZ-X-KJH: 32-pin plastic TSOP(I) (8 \times 20 mm) (Normal bent) \muPD431000AGZ-X-KKH: 32-pin plastic TSOP(I) (8 \times 20 mm) (Reverse bent) \muPD431000AGU-X-9JH: 32-pin plastic TSOP(I) (8 \times 13.4 mm) (Normal bent) \muPD431000AGU-X-9KH: 32-pin plastic TSOP(I) (8 \times 13.4 mm) (Reverse bent)
```

[MEMO]

[MEMO]

#### NOTES FOR CMOS DEVICES -

#### 1 PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note: Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

#### (2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note: No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS device behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

#### **③** STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note: Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

NEC

[MEMO]

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.

NEC devices are classified into the following three quality grades:

"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots

Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)

Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.

Anti-radioactive design is not implemented in this product.

M4 96.5