


AK27CX641 / 642

64Kbit CMOS High-Speed UV-Erasable PROM

Features

- ☐ 8,192word \times 8bit
- ☐ Advanced CMOS EPROM Technology
- ☐ High Performance
 - AK27CX641/642-40 $\cdot \cdot t_{AA} = 40\text{nS max.}$
 - AK27CX641/642-45 $\cdot \cdot t_{AA} = 45\text{nS max.}$
 - AK27CX641/642-55 $\cdot \cdot t_{AA} = 55\text{nS max.}$
- ☐ Low Power Consumption
 - $I_{CC} = 80\text{mA max.}$
- ☐ TTL-Compatible I/O
- ☐ Reprogrammability
 - Adds convenience, reduces costs
 - Windowed package for UV erasure
 - Allows 100% factory testing
- ☐ Bipolar PROM replacement
 - Pin-compatible with Bipolar PROMs
 - Higher speed
 - Lower power consumption
 - 300-mil(AK27CX642) and 600-mil(AK27CX641) packages




Block Diagrams

General Description

The AKM AK27CX641 and AK27CX642 are $8,192 \times 8$ -bit, CMOS, high-speed, UV-erasable PROMs that provide a low-power, reprogrammable alternative to bipolar fuse-link PROMs. Available in both 600mil (AK27CX641) and 300mil (AK27CX642) packages, these devices are pin/socket-compatible with many popular bipolar PROMs. The AK27CX641/642 is designed in an advanced CMOS EPROM technology and utilize differential memory cell techniques to provide access times comparable to high-speed bipolar PROMs (as fast as 40nS), with a significant improvement in power consumption.

The reprogrammability of the AK27CX641/642 not only adds convenience and reduces development and field retrofit costs, but enhances factory testability, allowing for 100% field programmability and function.

■ Pin Diagrams



A0-A12 = Address Input

O0-O7 = Data Output

\overline{CS} = Chip Select (/VPP Programming Voltage)

GND = Ground

Vcc = Power Supply(+5V)

Erase Characteristics

The AK27CX641/642 is erased by exposure to ultraviolet light. For complete erasure, the recommended minimum integrated dose (UV intensity \times exposure time) is 15 Watt-second/cm² of ultraviolet light with a wavelength of 2537 . For an ultraviolet lamp with a 12mW/cm² power rating, the exposure time would be approximately 20 minutes. The AK27CX641/642 should be placed within one inch of the lamp during erasure. Exposing the CMOS EPROM to high-intensity UV light for extended periods may affect device reliability.

Programming the AK27CX641/642

The AK27CX641/642 employs a dual-transistor differential memory cell design. Initially, and after erasure, all bits of the AK27CX641/642 are in an undefined state. Verifying a blank device will yield erroneous results. The desired state of each bit must be programmed into the device to ensure proper operation. Programming support is available from AKM and third-party vendors.

Absolute Maximum Ratings

Exposure to absolute maximum ratings over extended periods of time may affect device reliability. Exceeding absolute maximum ratings may cause permanent damage

| Symbol | Parameter | Conditions | Rating | Unit |
|-----------------|------------------------------|----------------------|-----------------------------|------|
| V _{CC} | Supply Voltage | Relative to GND | -0.6 ~ +7.0 | V |
| V _{IO} | Voltage Applied to Any Pin | Relative to GND | -0.6 ~ V _{CC} +0.6 | V |
| T _A | Ambient Temp., Power Applied | | -10 ~ +85 | °C |
| T _{ST} | Storage Temperature | | -65 ~ +125 | °C |
| T _{LT} | Lead Temperature | Soldering 10 seconds | +260 | °C |

Read Operation

Operation Ranges

| Symbol | Parameter | Conditions | min. | max. | Unit |
|----------|---------------------|------------|------|------|------|
| V_{CC} | Supply Voltage | | 4.75 | 5.25 | V |
| T_A | Ambient Temperature | | 0 | 70 | °C |

D.C. Electrical Characteristics

Over the operating range

| Symbol | Parameter | Conditions | min. | max. | Unit |
|----------|------------------------------------|--|------|------|---------------|
| V_{IH} | Input HIGH Level | | 2.0 | | V |
| V_{IL} | Input LOW Level | | | 0.8 | V |
| V_{OH} | Output HIGH Voltage* ¹ | $V_{CC}=\text{min.}, I_{OH}=-4.0\text{mA}$ | 2.4 | | V |
| V_{OL} | Output LOW Voltage | $V_{CC}=\text{min.}, I_{OL}=12\text{mA}$ | | 0.45 | V |
| I_L | Input Leakage Current | $V_{CC}=\text{Max.}, GND \leq V_i \leq V_{CC}$ | | 10 | μA |
| I_{OS} | Output Short Circuit Current | $V_{CC}=\text{max.}, \overline{CS}=GND, V_O=GND$ | -15 | -90 | mA |
| I_{OZ} | Output Leakage Current | $V_{CC}=\text{max.}, \overline{CS}=V_{IH}, V_O=V_{CC} \text{ or } GND$ | | 10 | μA |
| I_{CC} | Power Supply Current* ² | All inputs=(GND or $V_{CC}) \pm 0.3\text{V}$ | | 80 | mA |
| V_{IC} | Input Clamp Voltage | $V_{CC}=\text{min.}, I_{IN}=-18\text{mA}$ | | -1.2 | V |

Notes :

1. The AK27CX641/642 provide true CMOS output interface levels. The specifications shown are for TTL interface.
2. Maximum value for I_{CC} when all cells are programmed.

Capacitance

These measurements are periodically sample tested


| Symbol | Parameter | Conditions | min. | max. | Unit |
|-----------|---------------------------------|---------------------------|------|------|------|
| C_{IN} | Input Capacitance | $V_{IN}=0.0V$ $f=1MHz$ | | 6 | pF |
| C_{OUT} | Output Capacitance | | | 12 | pF |
| C_{CS} | \overline{CS} Pin Capacitance | | | 15 | pF |

A.C. Electrical Characteristics



 Over the Operating Range³

| Symbol | Parameter | 27CX641-40 27CX642-40 | | 27CX641-45 27CX642-45 | | 27CX641-55 27CX642-55 | | Unit |
|----------|--|--------------------------|------|--------------------------|------|--------------------------|------|------|
| | | min. | max. | min. | max. | min. | max. | |
| t_{AA} | Access Time From Address To Output | | 40 | | 45 | | 55 | nS |
| t_{CS} | Access Time From Chip Select to Output* ⁴ | | 20 | | 25 | | 35 | nS |
| t_{CD} | Chip Disable to High-Z* ^{4, *5} | | 20 | | 25 | | 35 | nS |

Switching Waveforms (READ)



Test Loads



Note :

- Test conditions assume: signal transition times of 5 nS or less from the 10% and 90% points; timing reference levels of 1.5V(unless otherwise specified); and test loads shown above.
- t_{CS} , t_{CD} , are measured at the midpoint between output ($O_0 \sim O_7$) steady-state high-Z level and V_{OH} or V_{OL} .
- C_L includes scope and jig capacitance. t_{CD} is tested with $C_L = 5 \text{ pF}$.

Program operation

Operation Ranges

| Symbol | Parameter | Conditions | min. | max. | Unit |
|----------------|---------------------|------------|------|------|------|
| T _A | Ambient Temperature | | 20 | 30 | °C |

D.C. Electrical Characteristics

Ta = 25°C

| Symbol | Parameter | min. | typ. | max. | Unit |
|------------------|-------------------------------------|-------|------|-------|------|
| V _{ccp} | V _{cc} during programming | 5.75 | 6 | 6.25 | V |
| V _{IHP} | Input HIGH Level during programming | 3.0 | | 6.25 | V |
| V _{ILP} | Input LOW Level during programming | 0 | | 0.45 | V |
| V _{pp} | Programming Voltage | 11.75 | 12 | 12.25 | V |
| I _{pp} | V _{pp} Supply Current | | 25 | 50 | mA |

A.C. Electrical Characteristics


Ta = 25°C

| Symbol | Parameter | min. | typ. | max. | Unit |
|-----------------|--|------|------|------|------|
| t _{AS} | Address set-up to V _{pp} pulse | 0 | | | ns |
| t _{DS} | Data set-up to V _{pp} pulse | 0 | | | ns |
| t _{PW} | V _{pp} program pulse width *6 | | | 50 | μs |
| t _{RF} | V _{pp} rise and fall ramp time *7 | 1 | | | ns/V |
| t _{DH} | Data hold time | 10 | | | ns |
| t _{PV} | V _{pp} pulse to verify delay *8 | | 2 | 5 | μs |

Note :

- *6: It is recommended to use 50 μs for the V_{pp} Program pulse width in the interactive section to ensure maximum device performance.
- *7: In using the recommended rise and fall ramp times, any overshoot due to system and/or tester noise must not exceed the maximum V_{ccp} voltage.
- *8: This timing parameter is the device internal delay. After the $\overline{\text{CS}}$ /V_{pp} pin has been ramped down from the V_{pp} to the V_{ILP} voltage (to do a data read for data verification), the outputs will have a t_{PV} delay before they are valid.

Switching Waveforms (PROGRAMMING) <V_{ccp}=6V>



Programming Flow

