



Austin Semiconductor, Inc.

FLASH AS8F512K32

512K x 32 FLASH FLASH MEMORY ARRAY

AVAILABLE AS MILITARY SPECIFICATIONS

- SMD 5962-94612
- MIL-STD-883

FEATURES

- Fast Access Times: 70, 90, 120 and 150ns
- Operation with single 5V ($\pm 10\%$)
- Theta JC = $1.00^{\circ}\text{C}/\text{w}$
- User configurable as 512Kx32, 1Mx16, or 2Mx8
- Eight Equal Sectors of 64K Bytes for each 512Kx8
- Compatible with JEDEC EEPROM command set
- Any Combination of Sectors can be Erased
- Supports Full Chip Erase
- Embedded Erase and Program Algorithms
- TTL Compatible Inputs and CMOS Outputs
- Built in decoupling caps for low noise operation
- Suspend Erase/Resume Function
- Individual Byte Read/ Write Control
- 10,000 Program/Erase Cycles

OPTIONS

- Timing
- Package

Ceramic Quad Flat pack
Pin Grid Array

MARKINGS

-70
-90
-120
-150

Q No. 702
P No. 904

GENERAL DESCRIPTION

The Austin Semiconductor, Inc. AS8F512K32 is a 16 Megabit CMOS FLASH Memory Module organized as 512Kx32 bits. The AS8F512K32 achieves high speed access (70 to 150 ns), low power consumption and high reliability by employing advanced CMOS memory technology.


An on-chip state machine controls the program and erase functions. The embedded byte-program and sector/chip erase functions are fully automatic. Data-protection of any sector combination is accomplished using a hardware sector-protection feature.

The *Erase/Resume* function allows the sector erase operation to read data from, or program to a non-erasing sector, then resume the erase operation.



Device operations are selected by using standard commands into the command register using standard microprocessor write timings. The command register acts as an input to an internal state machine that interprets the commands, controls the erase and programming operations, outputs the status of the device, and outputs data stored in the device. On initial power-up operation, the device defaults to the read mode.

PIN ASSIGNMENT (Top View)

68 Lead CQFP (Q)



66 Lead PGA (P)



For more products and information
please visit our web site at
www.austinsemiconductor.com

**OPERATIONS****Read Mode**

A low-level logic signal is applied to CE\ and OE\ pins to read the output of the AS8F512K32. The CE\ is power control and is used for device selection.

The delay from stable address to valid output data is the address access time (t_{AVQA}). The delay from CE\ equals logic low and stable addresses to valid output data is the chip-enable access time (t_{ELQV}). The output-enable access time (t_{GLQV}) is the delay from OE\ =low logic to valid output data, when CE\ =low logic and addresses are stable for at least $t_{AVQA} - t_{GLQV}$.

Standby Mode

Icc supply current is reduced by applying a logic-high on the CE\ to enter the standby mode. In the standby mode, the outputs are placed in the high impedance state.

If the device is deselected during erasure or programming, the device continues to draw active current until the operation is complete.

Output Disable

OE\ = V_{IL} or CE\ = V_{IH} , output from the device is disabled and the output pins (DQ0 - DQ7) are placed in the high-impedance state.

Erase and Programming

Erase and programming of the AS8F512K32 are accomplished by writing a sequence of commands using standard microprocessor write timings. The commands are written to a command register and input to the command state machine. The command state machine interprets the command entered and initiates program, erase, suspend, and resume operations as instructed. The command state machine acts as the interface between the write-state machine and external chip operations. The write-state machine controls all voltage generation, pulse generation, preconditioning and verification of the contents of the memory. Program and block/chip-erase functions are fully automatic. Once the end of a program or erase operation has been reached, the device internally resets to the read mode. If Vcc drops below the low-voltage-detect level (VLKO), any operation in progress is aborted and the device resets to the read mode. If a byte-program or chip-erase operation is in progress, additional program/erase operations are ignored until the operation completes.

Command Definitions

Operating modes are selected by writing particular address and data sequences into the command register **Command Sequence Table**. The device will reset to read mode if an incorrect address and data value or writing them in the incorrect

sequence transpires. The command register does not fill an addressable memory location. The register is used to store the command sequence, along with the address and data needed by the memory array. Commands are written by setting CE\ = V_{IL} and OE\ = V_{IH} and bring WE\ from logic-high to logic-low. Addresses are latched on the falling edge of WE\ and data is latched on the rising edge of WE\ . Holding WE\ = V_{IL} and toggling CE\ can be used as an alternative.

Read/Reset Command

The read/reset mode is activated by writing either of the two read/reset command register. The device remains in this mode until one of the other valid command sequences is input into the command register. Memory data can be read with standard microprocessor read-cycle timing in the read mode.

On power up, the device defaults to the read/reset mode. A read/reset command sequence if not required and memory data is available.

Algorithm-Selection Command

The algorithm-selection command allows access to binary code that matches the device with the proper programming - and erase-command operations. After writing the three bus cycle command sequence, the first byte of the algorithm-selection code (01) can be read from address XX00. The second byte of the code (A4) can be read from address XX01. This mode remains in effect until another valid command sequence is written to the device.

Byte-Program Command

Byte-programming is a four-bus-cycle-command sequence. The first three bus cycles put the device into the program-setup state. The fourth bus cycle loads the address location and the data to be programmed into the device. The addresses are latched on the falling edge of WE\ and the data is latched on the rising edge of WE\ in the fourth cycle. The raising edge of WE\ starts the byte-program operation. The embedded byte-programming function automatically provides needed voltage and timing to program and verify the cell margin. Any further commands written to the device during the program operation are ignored.

Programming can be preformed at any address location in any order. When erased, all bits are in a logic state 1. Logic 0s are programmed into the device. Attempting to program logic 1 into a bit that has been previously programmed to logic 0 causes the internal pulse counter to exceed the pulse-count limit. This sets the exceed-timing-limit indicator (DQ5) to a logic high state. Only an erase operation can change bits from logic 0 to logic 1.

The status of the device during the automatic programming operation can be monitored for the completion using the data-polling feature or the toggle-bit feature. See the "operation status" for the full description.



Chip Erase Command

Chip-erase is a six-bus-cycle command sequence. The first three bus cycles put the device into the erase-setup state. The next two bus cycles unlock the erase mode. The sixth bus cycle loads the chip erase command. This command sequence is required to ensure that the memory contents are not erased accidentally. The rising edge of $WE\backslash$ starts the chip erase operation. Any further commands written to the device during the chip erase operation is ignored.

The embedded chip erase function automatically provides voltage and timings needed to program and verify all the memory cells prior to electrical erase. It then erases and verifies the cell margin automatically. The user is not required to program the memory cells prior to erase. The status of the device during the automatic chip erase operation can be monitored for completion using the data-polling feature. See the "operation status" section for a full description.

Sector-Erase Command

Sector erase is a six-bus-cycle command sequence. The first three bus cycles put the device into the erase-setup state. The next two bus cycles unlock the erase mode. The sixth bus cycle loads the sector erase command and the sector address location to be erased. Any address location within the desired sector can be used. The addresses are latched on the falling edge of $WE\backslash$ in the sixth bus cycle. After a delay of 100-ms from the rising edge of $WE\backslash$, the sector erase operation begins in the selected source.

Sectors can be selected to be erased concurrently during the sector-erase command sequence. For each additional sector selected for erase, another bus cycle is issued. The bus cycle loads the next sector-address location and the sector-erase command. The time between the end of the previous bus cycle and the start of the next bus cycle must be less than 100 ms—otherwise, the new sector location is not loaded. A time delay of 100 ms from the raising edge of the last $WE\backslash$ starts the sector erase operation. If there is a falling edge of $WE\backslash$ within the 100 ms time delay, the timer is reset.

One to eight sector address locations can be loaded in any order. The state of the delay timer can be monitored using the sector-erase-delay indicator (DQ3). If DQ3 is logic low, the time delay has not expired. See the "operation status" for the full description.

Any commands other than erase-suspend (B0) or sector erase (30) written to the device during the sector erase operation causes the device to exit the sector erase mode. The contents of the sector(s) selected for erase is not valid. To complete the sector-erase operation, reissue the sector erase command.

The embedded sector erase function automatically provides voltage and timings needed to program and verify all the memory cells prior to electrical erase and then erases and verifies the cell margin automatically. The user is not required to program the memory cells prior to erase. The status of the device during the automatic sector erase operation can be monitored for completion using the data-polling feature or the toggle bit feature. See the "operation status" section for a full description.

Erase-Suspend Command

Sector-erase operations may be interrupted by the erase-suspend command (B0), in order to read data from an unaltered sectors of the device. Erase-suspend is a one-bus-cycle command. The addresses can be V_{IL} or V_{IH} and the erase-suspend command (B0) is latched on the rising edge of $WE\backslash$. Once the sector-erase operation is in progress, the erase-suspend command request the internal write-state-machine to halt operation at predetermined break points. The erase-suspend command is valid only during the sector-erase operation and is valid only during the byte-programming and chip-erase operations. The sector-erase delay timer expires immediately if the erase-suspend command is issued while the delay is active.

After erase-suspend is issued, the device takes between 0.1ms and 15 ms to suspend the operation. The toggle bit must be monitored to determine when the suspend has been executed. When the toggle bit stops toggling, data can be read from sectors that are not selected for erase. See the "operation status" section for a full definition. Reading from a sector marked for erase can result in invalid data.

Once the sector-erase operation is suspended, further writes of the erase-suspend command are ignored. Any command other than erase-suspend (B0) or erase-resume (30H) written to the device during the erase-suspend mode causes the device to exit the suspend mode. To complete the sector-erase operation, reissue the sector-erase command sequence.

Erase-Resume Command

The erase-resume command (30H) restarts a suspended sector erase operation from where it was halted to completion. Erase-resume is a one-bus-cycle command. The addresses can be V_{IL} or V_{IH} and the erase-resume command (30H) is latched on the rising edge of $WE\backslash$. When an erase-suspend/ erase-resume command combination is written, the internal pulse counter (exceed timing limit) is reset. The erase-resume command is valid only in the erase-suspend state. After the erase-resume command is executed, the device returns to the valid sector-erase state and further writes of the erase-resume commands are ignored. After the device has resumed the sector-erase operation, another erase-resume command can be issued to the device.



Operation Status Flags ¹ Table								
Device Operations ²	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0
Byte-programming in progress	D\	T	0	X	0	X	X	X
Byte-programming exceed time limit	D\	T	1	X	0	X	X	X
Byte-programming complete	D	D	D	D	D	D	D	D
Sector/chip erase in progress	0	T	0	X	1	X	X	X
Sector/chip erase exceed time limit	0	T	1	X	1	X	X	X
Sector/chip erase complete	1	1	1	1	1	1	1	1

NOTES:

1. T= toggle, D=data, X=data undefined
2. DQ4, DQ2, DQ1, DQ0 are reserved for future use.

OPERATION STATUS

Status Bit Definition

During operation of the automatic embedded program and erase functions, the status of the device can be determined by reading the data state of designated outputs. The data-polling bit (DQ7) and toggle-bit (DQ6) require multiple successive reads to observe a change in the state of the designated output. Operation Status Flags Table defines the values of the Flag status.

Data-Polling DQ7

The data-polling status outputs the complement of the data latched into the DQ7 data register while the write-state machine is engaged in a program or erase operation. Data bit DQ7 changing from complement to true indicates the end of an operation. Data-polling is available only during the byte-programming, chip-erase, sector-erase, and sector-erase timing delay. Data-polling is valid after the rising edge of $\overline{WE}$ in the last bus cycle of the command sequence loaded into the command register.

During a byte-program operation, reading DQ7 outputs the complement of the DQ7 data to be programmed at the selected address location. Upon completion, reading DQ7 outputs the true DQ7 data loaded into the program data register. During the erase operations, reading DQ7 outputs a 0. Upon completion, reading DQ7 outputs a 1. Also, data polling must be performed at a new sector address that is within a sector being erased; otherwise the status is not valid. When using data-polling, the address should remain stable throughout the operation.

During a data-polling read, while $\overline{WE}$ is low, data bit DQ7 can change asynchronously. Depending on the read timing, the system can read valid data on DQ7, while other DQ pins are still invalid. A subsequent read of the device is valid.

Data-Polling DQ6

The function of toggle-bit status, is to output data on DQ6 that toggles between 1 and 0 while the write-state machine is engaged in a program or erase operation. When toggle-

bit DQ6 stops toggling after two consecutive reads to the same address, the operation is complete. The toggle-bit is only available during the byte-programming, chip-erase, and sector-erase timing delay. Toggle-bit data is valid after the raising edge of $\overline{WE}$ in the last bus cycle of the command sequence loaded into the command register. Depending on the read timing, DQ6 can stop toggling while other DQ pins are still invalid. A subsequent read of the device is valid.

Exceed Time Limit DQ5

The program and erase operations use an internal pulse counter to limit the number of pulses applied. If the pulse count limit is exceeded, DQ5 is set to a 1 data state. This indicates that the program or erase operation has failed. DQ7 will not change from complemented data to true data and DQ6 will not stop toggling when read. To continue operation, the device must be reset.

This condition occurs when attempting to program a logic 1 state into a bit that has been programmed previously to a logic 0. Only an erase operation can change bits from 0 to 1. After reset, the device is functional and can be erased and reprogrammed.

Sector-Load-Timer DQ3

DQ3 is the sector-load timer status bit it determines if the time to load additional sector addresses has expired. DQ3 remains a logic low for 80 μ s after completion of a sector-erase sequence. This indicates another sector-erase command sequence can be issued. If DQ3 is at logic high, it indicates that the delay has expired and attempts to issue additional sector-erase commands are ignored.

The data polling bit and toggle bit are valid during the 100 μ s time delay and can be used to determine if a valid sector erase command has been issued. To ensure additional sector erase commands have been accepted, the status of DQ3 should be read before and after each additional sector-erase command. If DQ3 is at a logic low on both reads, then the additional sector-erase was accepted.



DATA PROTECTION

Hardware-Sector Protection Feature

This feature disables both programming and erase operations on any combination of one to eight sectors. Commands to program or erase a protected sector do not change the data contained in the sector. The data-polling and toggle bits operate for 2ms to 100ms and then return to valid data. This feature is enabled using high-voltage V_{ID} (11.5V to 12V) on address pin A9 and control pin OE $\backslash$ and V_{IL} on control pin CE $\backslash$.

The device is delivered with all sector unprotected. Sector-unprotected mode is available to unprotect protected sectors.

Sector Protect Operation

The sector protect mode is activated when WE $\backslash$ = V_{IH} , CE $\backslash$ = V_{IL} , and address pin A9 and control pin OE $\backslash$ are forced to V_{ID} . The sector-select address pins A18, A17, and A16 are used to select the sector to be protected. Address pins A0-A15 and I/O pins DQ0- DQ7 must be stable and can be V_{IL} or V_{IH} . Once the addresses are stable, WE $\backslash$ is pulsed low for 100 ms. The operation begins on the falling edge of WE $\backslash$ and terminates on the raising edge of WE $\backslash$.

Sector Protect Verify

Verification of sector protection is activated when WE $\backslash$ = V_{IH} , CE $\backslash$ = V_{IL} , OE $\backslash$ = V_{IL} , and address pin A9 is V_{ID} . Address pins A0 and A6 are set to V_{IL} , and A1 is set to V_{IH} . The sector address pins A18, A17, and A16 select the sector to be verified. The other addresses can be V_{IH} or V_{IL} . If the sector selected is protected, the DQs output 01. If the sector selected is unprotected the DQs output is 00.

Sector protection can also be verified using the algorithm-selection command. After issuing the three bus-cycle command sequence, the sector protection status can be read on DQ0. Set address pins A0 = V_{IL} , A1 = V_{IH} , and A6 = V_{IL} . Sector address pins A18, A17, and A16 select the sector to be verified. The remaining addresses are set to V_{IL} . If the sector selected is protected, DQ0 outputs a 1 state, and if the sector selected is unprotected DQ0 outputs a 0 state. This mode remains in effect until another valid sequence is written to the device.

Sector Unprotect

Prior to sector unprotected, all sectors should be protected using the sector unprotect mode. The sector unprotect is activated when WE $\backslash$ = V_{IH} , and control pin CE $\backslash$, OE $\backslash$, and address pin A9 are forced to V_{ID} . Address pins A6, A12, and A16 are set to V_{IH} . The sector select address pins A18, A17, and A16 can be V_{IL} or V_{IH} . All eight sectors are unprotected in parallel. Once the inputs are stable, WE $\backslash$ is pulsed low for 10ms. The unprotect operation begins on the falling edge of WE $\backslash$ and terminates on the raising edge of WE $\backslash$.

Sector Unprotect Verify

Verification of the sector unprotected is activated when WE $\backslash$ = V_{IH} , OE $\backslash$ = V_{IL} , CE $\backslash$ = V_{IL} , and address pin A9 = V_{ID} . Select the sector to be verified. Address A1 and A6 are set to V_{IH} and A0 to V_{IL} . The other addresses can be V_{IL} or V_{IH} . If the sector selected is protected, the DQs output a 01, if sector selected is unprotected the DQs output a 00. Sector unprotect can also be read using the algorithm selection command.

Low VCC Write Lock Out

During power-up and power-down, are locked out for V_{CC} less than VLKO. If V_{CC} < VLKO, the command inputs is disabled and the device is reset to the read mode. On power-up, if CE $\backslash$ = V_{IL} , WE $\backslash$ = V_{IL} , and OE $\backslash$ = V_{IH} , the device does not accept commands on the raising edge of WE. The device automatically powers up in the read mode.


Glitching

Pulses of less than 5ns (typical) on WE $\backslash$, OE $\backslash$, and CE $\backslash$ will not issue a write cycle.


Power Supply Consideration

Each device should have as a maximum of 0.1 mF ceramic capacitor connected between Vcc and Vss to suppress circuit noise. Printed circuit traces to Vcc should have be appropriate to handle the current demand and minimize inductance.

Flow Chart 1.
Sector Protect Algorithm



Flow Chart 2.
Sector Unprotect Algorithm





ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc Supply Relative to Vss

Vcc (Note 1)	-2.0V to +7.0V
A9 (Note 2)	-2.0V to +14V
All Other Pins (Note 1)	-2.0V to +7.0V
Operating Temperature, T _A (Ambient)	55°C to +125°C
Storage Temperature	-65°C to +150°C
Power Dissipation	1.5W
Short Circuit Output Current (Note 3)	200mA
Lead Temperature (soldering 10 seconds)	+300°C
Junction Temperature	+165°C

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation section of this specification is not implied, Exposure to absolute maximum rating conditions for extended periods may affect reliability.

NOTES:

1. Minimum DC voltage on input or I/O pins is -0.5V. During Voltage transitions, inputs may overshoot Vss to -2.0V for periods of up to 20 ns. Maximum DC voltage on input or I/O pins is Vcc +0.5V. During Voltage transitions, inputs may overshoot Vcc to +2.0V for periods of up to 20 ns.
2. Minimum DC input voltage on A9 pin is -0.5V. During voltage transitions, A9 pins may overshoot Vss to -2.0V for periods of up to 20 nS. Maximum DC input voltage on A9 is +12.5V inputs which may overshoot to +13.5V for periods of up to 20 ns.
3. No more than one output shorted at a time. Duration of the short circuit should not be greater than one second.

Capacitance Table V _{IN} = 0V, f = 1MHz, T _A =25°C			
Symbol	Parameter	Maximum	Units
C _{ADD}	A0-A18 Capacitance	50	pF
C _{OE}	OE\ Capacitance	50	pF
C _{WE} , C _{CE}	WE\ and CE\ Capacitance	20	pF
C _{IO}	I/O 0 - I/O 31 Capacitance	20	pF



User Bus Operations								
Operation	CS\ 1-4	OE\	WE\ 1-4	A0	A1	A6	A9	I/O
Read	L	L	H	X	X	X	X	Data Out
Output Disable	L	H	H	X	X	X	X	HIGH Z
Standby and Write Inhibit	H	X	X	X	X	X	X	HIGH Z
Write	L	H	L	A0	A1	A6	A9	Data In
Sector Protect	L	VID	L	X	X	X	VID	X
Verify Sector Protect	L	L	H	L	H	L	VID	Data Out
Sector Unprotect	See Chart 1	See Chart 1	L	L	H	H	See Chart 1	Data Out
Verify Sector Unprotect	L	L	H	L	H	H	VID	Data Out
Erase Operations	L	H	See Note 1	See Note 1	See Note 1	See Note 1	See Note 1	See Note 1

LEGEND:

L = V_{IL} , H = V_{IH} , X = Don't Care, $V_{ID} = 12V$, See DC Characteristics for voltage levels

NOTE:

1. See Chip/Sector Erase Operation Timings and Alternate CE\ Controlled Write Operation Timings.

Sector Address Table				
SECTOR	A18	A17	A16	ADDRESS RANGE
SA0	0	0	0	00000-0FFFF
SA1	0	0	1	10000-1FFFF
SA2	0	1	0	20000-2FFFF
SA3	0	1	1	30000-3FFFF
SA4	1	0	0	40000-4FFFF
SA5	1	0	1	50000-5FFFF
SA6	1	1	0	60000-6FFFF
SA7	1	1	1	70000-7FFFF

Pin Description	
Pin	Function
A0-A18	Address Inputs
I/O 0-31	Data Input/Outputs
CE\ 1-4	Chip Enable
WE\ 1-4	Write Enable
OE\	Output Enable
V _{SS}	Device Ground
V _{CC}	Device Internal Power Supply



Command Denfinitions Table

Command Sequence	Cycles	Bus Cycles											
		First		Second		Third		Fourth		Fifth		Sixth	
		Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data
Reset	1	XXXX	F0										
Read	4	5555	AA	2AAA	55	5555	F0	RA	RD				
Algorithm Selection	4	5555	AA	2AAA	55	5555	90	RA	RD				
Program	4	5555	AA	2AAA	55	5555	A0	PA	PD				
Chip Erase	6	5555	AA	2AAA	55	5555	80	5555	AA	2AAA	55	5555	10
Sector Erase	6	5555	AA	2AAA	55	5555	80	5555	AA	2AAA	55	SA	30
Sector Erase Supend		XXXX	B0	Erase-supend vaild during sector-erase operation									
Sector Erase Resume		XXXX	30	Erase-resume vaild only after erase supend									

LEGEND:

RA = Address of the location to be read

PA = Address of the location to be programed

SA = Address of the sector to erased

Addresses A18, A17, A16 select 1 of 8 sectors

RD = Data to be read at selected address location

PD = Data to be programmed at selected address location

*Address pin A18, A17, A16, A15 = V_{IL} or V_{IH} for al bus cycle addresses except for program address (PA), sector address(SA), and read address (RA).

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS(-55°C < TA < 125°C; $V_{CC} = 5V \pm 5\%/-10\%$)

PARAMETER	CONDITION	SYMBOL	MIN	MAX	UNITS
Input Leakage Current	$V_{IN} = V_{SS}$ to V_{CC} , $V_{CC} = V_{CC} \text{ Max}$	I_{LI}	--	± 10.0	μA
A9 Input Load Current ³	A9 = 12.5V	I_{ID}	--	200	μA
Output Leakage Current	$V_{OUT} = V_{SS}$ to V_{CC} , $V_{CC} = V_{CC} \text{ Max}$	I_{LO}	--	± 10.0	μA
Vcc Active Current	CE\ = V_{IL} , OE\ = V_{IH} , Vcc = Vcc Max, f = 5MHz	I_{CC1}	--	190	mA
Vcc Active Current ^{1, 2}	CE\ = V_{IL} , OE\ = V_{IH} , Vcc = Vcc Max, f = 5MHz	I_{CC2}	--	240	mA
Vcc Standby Current	CE\ = V_{IH} , Vcc = Vcc Max, f = 5MHz	I_{CC3}	--	6.5	mA
Input Low Voltage		V_{IL}	--	0.8	V
Input High Voltage		V_{IH}	2.2	--	V
Voltage for Scetor Protected	Vcc = 5.0V	V_{ID}	11.5	12.5	V
A9 Output Low Voltage	$I_{OL} = 12mA$, Vcc = Vcc Min	V_{OL}	--	0.45	V
Output High Voltage	$I_{OH} = -2.5mA$, Vcc = Vcc Min	V_{OH1}	0.85 x Vcc	--	V

NOTES:

1. Icc active while Embedded Program or Embedded Erase Algorithm is in progress.
2. Not 100% tested.
3. Applies to 32 bit operations.



Austin Semiconductor, Inc.

FLASH
AS8F512K32

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS


(-55°C < TA < 125°C; V_{CC} = 5V -5%/+10%)

Parameter Symbol		Parameter Description	Test Setup		Speed Options				Units
JEDEC	Std.				-70	-90	-120	-150	
t _{AVAV}	t _{RC}	Read Cycle Time (Note 3)	CE\=V _{IL} , OE\=V _{IL}	Min	70	90	120	150	ns
t _{AVQV}	t _{ACC}	Address to Output Delay	CE\=V _{IL} , OE\=V _{IL}	Max	70	90	120	150	ns
t _{ELQV}	t _{CE}	Chip Enable Low to Output Valid		Max	70	90	120	150	ns
t _{GLQV}	t _{OE}	Output Enable to Output Delay		Max	30	35	50	55	ns
	t _{OEH}	Output Enable Hold Time (Note 3)	Read	Min	0	0	0	0	ns
			Toggle and Data/Polling	Min	10	10	10	10	ns
t _{EHQZ}	t _{HZ}	Chip Enable High to Output High Z (Note 2, 3)		Max	20	20	30	35	ns
t _{GHQZ}	t _{DF}	Output Enable to Output High Z (Note 2,3)			20	20	30	35	ns
t _{AXQX}	t _{OH}	Output Hold Time from Addresses, CE\ or OE\, Whichever Occurs First		Min	0	0	0	0	ns

NOTES:

1. See Test Specification for test conditions.
2. Output driver disable time.
3. Guaranteed but not Tested.

Read Operation Timings




**ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**
(-55°C < TA < 125°C; V_{CC} = 5V +/- 10%)**Erase and Program WE\ Controlled**

Parameter Symbol		Parameter Description		Speed Options				Units
JEDEC	Std.			-70	-90	-120	-150	
t _{AVAV}	t _{WC}	Write Cycle Time	Min	70	90	120	150	ns
t _{AVWL}	t _{AS}	Address Setup Time	Min	0				ns
t _{WLAX}	t _{AH}	Address Hold Time	Min	45	45	50	50	ns
t _{DVWH}	t _{DS}	Data Setup Time	Min	30	45	50	50	ns
t _{WHDX}	t _{DH}	Write Enable High to Input Transition	Min	0				ns
	t _{OES}	Output Enable Setup Time	Min	0				ns
t _{GHWL}	t _{GHWL}	Read Recover time Before Write (OE\ high to WE\ low)	Min	0				ns
t _{ELWL}	t _{CS}	CE\ Setup Time	Min	0				ns
t _{WHEH}	t _{CH}	CE\ Hold Time	Min	0				ns
t _{WLWH}	t _{WP}	Write Pulse Width	Min	35	45	50	50	ns
t _{WHWL}	t _{WPH}	Write Pulse Width High	Min	20				ns
t _{WHWH1}	t _{WHWH1}	Programming Operation	Min	16				us
t _{WHWH2}	t _{WHWH2}	Sector Erase Operation	Max	30				sec
t _{WHWH3}	t _{WHWH3}	Chip Erase Operation	Max	120				sec
t _{VCHL}		V _{CC} Setup Time	Min	50				us
		Chip Program Time	Max	50				sec




Program Operation Timings



NOTE: PA= Program Address, PD= Program data, D_{OUT} is the true data at the program address.




Chip/Sector Erase Operation Timings




NOTE: SA= Sector Address. VA = Valid Address for reading status data.

Data Polling Timings (During Embedded Algorithms)



NOTE: VA=Valid address. Illustration shows first status cycle after command sequence, last status read cycle, and array data read cycle.

Toggle Bit Timings (During Embedded Algorithms)




NOTE: VA=Valid address; not required for DQ6. Illustration shows first two status cycles after command sequence, last status read cycle, and array data read cycle.

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**(-55°C < TA < 125°C; V_{CC} = 5V +/- 10%)**Erase and Program CE\ Controlled** (Alternate CE\ Controlled Writes)

Parameter Symbol		Parameter Description		Speed Options				Units
JEDEC	Std.			-70	-90	-120	-150	
t _{AVAV}	t _{WC}	Write Cycle Time	Min	70	90	120	150	ns
t _{AVEL}	t _{AS}	Address Setup Time	Min	0				ns
t _{ELAX}	t _{AH}	Address Hold Time	Min	45	45	50	50	ns
t _{DVEH}	t _{DS}	Data Setup Time	Min	30	45	50	50	ns
t _{EHDx}	t _{DH}	Data Hold Time	Min	0				ns
t _{GHEL}	t _{GHEL}	Read Recover time Before Write	Min	0				ns
t _{WLEL}	t _{WS}	Setup Time, WE\	Min	0				ns
t _{EHWH}	t _{WH}	Hold Time, WE\	Min	0				ns
t _{ELEH}	t _{CP}	Pulse Duration CE\ Low	Min	35	45	50	50	ns
t _{EHEL}	t _{CPH}	Pulse Duration CE\ High	Min	20				ns
t _{WHWH1}	t _{WHWH1}	Byte Programming Operation	Min	16				us
t _{WHWH2}	t _{WHWH2}	Sector Erase Operation	Max	30				sec
		Chip Erase	Max	120				sec
		Chip Programming	Max	50				sec



Alternate CE\ Controlled Write Operation Timings




Notes:

1. PA = Program Address, PD = Program Data, SA = Sector Address, DQ7# = Complement of Data Input, DOUT = Array Data.
2. Figure indicates the last two bus cycles of the command sequence.



AC TEST CONDITIONS



NOTES:

V_z is programmable from -2V to +7V.

I_{OL} and I_{OH} programmable from 0 to 16 mA.

V_z is typically the midpoint of V_{OH} and V_{OL} .

I_{OL} and I_{OH} are adjusted to simulate a typical resistive load circuit.






Austin Semiconductor, Inc.

FLASH
AS8F512K32

MECHANICAL DEFINITIONS*

ASI Case #702 (Package Designator Q)
SMD 5962-94612, Case Outline M



SYMBOL	SMD SPECIFICATIONS	
	MIN	MAX
A	0.123	0.200
A1	0.118	0.186
A2	0.005	0.015
B	0.010 REF	
b	0.013	0.017
D	0.800 BSC	
D1	0.870	0.890
D2	0.980	1.000
E	0.936	0.956
e	0.050 BSC	
R	0.010 TYP	
L1	0.035	0.045

*All measurements are in inches.




Austin Semiconductor, Inc.

FLASH
AS8F512K32

MECHANICAL DEFINITIONS*

ASI Case #904 (Package Designator P)
SMD 5962-94612, Case Outline 4



SYMBOL	SMD SPECIFICATIONS	
	MIN	MAX
A	0.135	0.195
A1	0.025	0.035
ϕb	0.016	0.020
$\phi b1$	0.045	0.055
$\phi b2$	0.065	0.075
D	1.064	1.086
D1/E1	1.000 BSC	
D2	0.600 BSC	
E	1.020	1.060
e	0.100 BSC	
L	0.145	0.155

*All measurements are in inches.



ORDERING INFORMATION

EXAMPLE: AS8F512K32Q-120/XT

Device Number	Package Type	Speed ns	Process
AS8F512K32	Q	-70	/*
AS8F512K32	Q	-90	/*
AS8F512K32	Q	-120	/*
AS8F512K32	Q	-150	/*

EXAMPLE: AS8F512K32P-120/XT

Device Number	Package Type	Speed ns	Process
AS8F512K32	P	-70	/*
AS8F512K32	P	-90	/*
AS8F512K32	P	-120	/*
AS8F512K32	P	-150	/*

*AVAILABLE PROCESSES

CT = Commercial Temperature Range

IT = Industrial Temperature Range

XT = Extended Temperature Range

883C = Full Military Processing

0°C to +70°C

-40°C to +85°C

-55°C to +125°C

-55°C to +125°C



ASI TO DSCC PART NUMBER* CROSS REFERENCE

ASI Package Designator Q

ASI Part #	SMD Part #
AS8F512K32Q-150/883C	5962-9461201HMA
AS8F512K32Q-120/883C	5962-9461202HMA
AS8F512K32Q-90/883C	5962-9461203HMA
AS8F512K32Q-70/883C	5962-9461204HMA (pending)
AS8F512K32Q-150/883C	5962-9461201HMC
AS8F512K32Q-120/883C	5962-9461202HMC
AS8F512K32Q-90/883C	5962-9461203HMC
AS8F512K32Q-70/883C	5962-9461204HMC (pending)

ASI Package Designator P & PN

ASI Part #	SMD Part #
AS8F512K32P-150/883C	5962-9461201H4A
AS8F512K32P-120/883C	5962-9461202H4A
AS8F512K32P-90/883C	5962-9461203H4A
AS8F512K32P-70/883C	5962-9461204H4A (pending)
AS8F512K32P-150/883C	5962-9461201H4C
AS8F512K32P-120/883C	5962-9461202H4C
AS8F512K32P-90/883C	5962-9461203H4C
AS8F512K32P-70/883C	5962-9461204H4C (pending)

* ASI part number is for reference only. Orders received referencing the SMD part number will be processed per the SMD.