

HS 3120

Sipex Data Converter Line

# Double Buffered 12-Bit MDAC

#### **FFATURES**


- Monolithic Construction
- · 12 Bit Resolution
- 0.01% Non-Linearity
- · jup Compatible
- 4-Quadrant Multiplication
- Latch-up Protected

### **DESCRIPTION**

The HS 3120 is a precision monolithic 12-bit multiplying DAC with internal two-stage input storage registers for easy interfacing with microprocessor busses. It is packaged in a 28-pin DIP to give high I/O design flexibility.


DOUBLE BUFFERED - The input registers are sectioned into 3 segments of 4 bits each, all individually addressable. The DAC-register, following the input registers, is a parallel 12-bit register for holding the taSheet4UVERSATILE OUTPUTS - A total of 5 output lines are DAC data while the input registers are updated. Only the data held in the DAC register determines the analog output value of the converter.

MICRO PROCESSOR COMPATIBLE — The HS 3120 has been designed for great flexibility in connecting to bus-oriented systems. The 12 data inputs are organized into 3 independent addressable 4-bit input registers such that the HS 3120 can be connected to either a 4, 8 or 16-bit data bus. The control logic of the HS 3120 includes chip enable and latch enable inputs for flexible memory mapping. All



controls are level-triggered to allow static or dynamic operation.

provided by the HS 3120 to allow unipolar and bipolar output connection with a minimum of external components. The feedback resistor is internal. The resistor ladder network termination is externally available, thus eliminating an external resistor for the 1 LSB offset in bipolar mode. MONOLITHIC CMOS CONSTRUCTION - The HS 3120 is a one-chip CMOS circuit with a resistor ladder network designed for 0.01% linearity without laser trimming. Small chip size and high manufacturing yields result in greatly reduced cost.



www.satconelectronics.com

### **SPECIFICATIONS**

(Typical @ 25°C, nominal power supply,  $V_{\mbox{REF}} = +10\mbox{V}$ , unipolar unless otherwise noted).

MODEL	HS3120-2	HS 3120-0
ГҮРЕ	MULTIPLYING, DOUBLE BUFFERED IN	PUTS
DIGITAL INPUT		
Resolution	12-Bits	
2-Quad. Unipolar Coding	Binary <sup>1</sup> , Comp. Binary <sup>1</sup>	
4-Quad. Bipolar Coding	Offset Binary	
Logic Compatibility <sup>2</sup>	CMOS, TTL	
Input Current	±1 μA (max)	
Data Set-up Time <sup>3</sup>	250nS (min)	
Strobe Width <sup>3</sup>	250nS (min)	
Data Hold Time <sup>3</sup>	OnS (min)	
REFERENCE INPUT		
Voltage Range	±25V (max)	
Input Impedance	8k ±50%	
ANALOG OUTPUT		
	135A MD - £ + 500/	
Scale Factor	125µANRef ±50%	
Scale Factor Accuracy <sup>4</sup>	±0.4%	
Output Leakage <sup>5</sup>	(10n A (may)	
@25°C	<10nA (max)	
@125°C	<200nA (max)	
Output Capacitance	90nE	
C <sub>OUT 1</sub> , all inputs high C <sub>OUT 1</sub> , all inputs low	80pF	
	40pF	
C <sub>OUT</sub> 2, all inputs low	40pF	
C <sub>OUT 2</sub> , all inputs low	80pF	
STATIC PERFORMANCE		
Integral Linearity	±0.015% F.S.R. (max)	±0.05% F.S.R. (max)
Differential Linearity	±0.024% F.S.R. (max)	±0.097% F.S.R. (max)
Monotonicity	Guaranteed to 12 bits	Guaranteed to 10 bits
Monotonicity Temp. Range		
C-Models	0°C to +70°C	
B-Models	-55°C to +125°C DataSheet4U.com	
DYNAMIC PERFORMANCE	DataSneet40.com	
Digital Small Signal Settling	1.0µsec	
Full Scale Transition Settling	1.0µsec	
to 0.01% (strobed)	2.0µsec	
Reference Feedthrough Error (VRef=20Vpp)	2.0μ3ec	
@1kHz	<1mV	
@10kHz	2mV	
Delay to output	21117	
from Bits input	100nS <sup>6</sup>	
from LDAC	200nS <sup>6</sup>	
from CE	120nS <sup>6</sup>	
	120113	
STABILITY (Over Specified Temp. Range)		
Scale Factor <sup>4</sup>	2 ppm F.S.R./°C (max)	
Integral Linearity	0.2 ppm F.S.R./°C (max)	
Differential Linearity	0.2 ppm F.S.R./°C (max)	
Monotonicity Temp. Range		
C-Option	0°C to +70°C	
B-Option	–55°C to +125°C	
POWER SUPPLY (VDD)		
Operating Voltage (specifications guaranteed)	+15V ±5%	
Maximum Voltage Range	+5V to 16V	
Current	2.5mA (max)	
Rejection Ratio	0.002% /% (max)	
TEMPERATURE RANGE		
Operating C-Option	0°C to +70°C	
Operating C-Option Operating B-Option	55°C to +125°C	
Storage	-65°C to +125°C	
5	-05°C 10 T130°C	
MECHANICAL		
Case Style	28-pin double DIP	
C-Option	ceramic	
B-Option	ceramic	
NOTES: * Same as HS 3120-2		
- same as no 3120-2 1. The input coding is complementary binary if 1 <sub>02</sub> is used. 2. Digital input voltage must not exceed supply voltage or go below –		

1. The input coding is complementary binary if 1<sub>O2</sub> is used.
2. Digital input voltage must not exceed supply voltage or go below -0.5V.


DataShes: "0" < 0.8V, -2.4V < " 1" VDD
3. All strobes are level triggered. See TIMING DIAGRAM.
4. Using the internal feedback resistor and an external opamp.
5. The output leakage current will create an offset voltage at the external opamps output. It doubles every 10°C temperature increase.
6. Delay times are twice the amount shown at TA =+125°C

www.DataSheet4U.com

### PIN ASSIGNMENTS

PIN	FUNCTION
1	FB <sub>4</sub> , Feedback Bipolar Operation
2	LDTR, Ladder Termination
3	FB <sub>3</sub> , Feedback Bipolar Operation
4	V <sub>REF</sub> Reference Voltage Input
5	FB <sub>1</sub> , Feedback, Unipolar/Bipolar
6	I <sub>01</sub> , Current out into virtual ground
7	I <sub>02</sub> , Current out-complement of I <sub>01</sub>
8	V <sub>SS</sub> , Ground, Analog and DAC Register
9	Bit 1,MSB
10	Bit 2
11	Bit 3
12	Bit 4
13	Bit 5
14	Bit 6
15	Bit 7
16	Bit 8
17	Bit 9
18	Bit 10
19	Bit 11
20	Bit 12
21	LDAC, Transfers data from input to DAC register
22	CE, Chip Enable, active low
23	LBE, Bit 12 to Bit 9 Enable
24	MBE, Bit 8 to Bit 5 Enable
25	HBE, Bit 4 to Bit 1 Enable
26	V <sub>DD2</sub> , Supply Analog and DAC Register
27	V <sub>SS1</sub> , Ground input latches
28	V <sub>DD1</sub> , Supply input latches

NOTE: Pins 8 and 27 and pins 26 and 28 must be connected externally.



CONNECTIONS

Sheet4UUnipolar Operation: Connect I<sub>01</sub> and FB<sub>1</sub>

Tie I<sub>02</sub>, (Pin 7). FB<sub>3</sub>, (Pin 3), FB<sub>4</sub>, (Pin 1)

all to Ground (Pin 8)

Bipolar Operation: Connect I<sub>01</sub>, I<sub>02</sub>, FB<sub>1</sub>, FB<sub>3</sub>, FB<sub>4</sub>

Tie LDTR to I<sub>02</sub>

Grounding: Connect all GRD to system analog ground

and tie this to digital ground.

NOTE: All unused input must be grounded

## Consult factory for application information.

#### ORDERING INFORMATION

MODEL	DESCRIPTION
HS 312000	Double Buffered 12-Bit MDAC. Commercial
HS 3120C-2	Double Buffered 12-Bit MDAC. Commercial
HS 3120B-0	Double Buffered 12-Bit MDAC. MIL-STD-883C
HS 3120B-2	Double Ruffered 12-Rit MDAC MIL-STD-883C

CAUTION: ESD (Electro-Static Discharge) sensitive device. Permanent damage may occur when unconnected devices are subjected to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. Protective foam should be discharged to the destination socket before devices are removed. Devices should be handled at static safe workstations only. Unused digital inputs must be grounded or tied to the logic supply voltage. Unless otherwise noted, the supply voltage at any digital input should never exceed the supply voltage by more than 0.5 volts or go below -0.5 volts. If this condition cannot be maintained, limit input current on digital inputs by using series resistors or contact Hybrid Systems for technical assistance.

Specifications subject to change without notice.

