

# 256K x 16 (4-MBIT) DYNAMIC RAM WITH FAST PAGE MODE

**JULY 1998** 

### **FEATURES**

- · Fast access and cycle time
- TTL compatible inputs and outputs
- Refresh Interval: 512 cycles/8 ms
- Refresh Mode: RAS-Only, CAS-before-RAS (CBR), and Hidden
- · JEDEC standard pinout
- Single +5V ± 10% power supply
- Byte Write and Byte Read operation via two CAS
- · Available in 40-pin SOJ and TSOP (Type II)
- · Industrial temperature available

#### DESCRIPTION


The ISSI IS41C16257 is a 262,144 x 16-bit high-performance CMOS Dynamic Random Access Memory. Fast Page Mode allows 512 random accesses within a single row with access cycle time as short as 12 ns per 16-bit word. The Byte Write control, of upper and lower byte, makes the IS41C16257 ideal for use in 16- and 32-bit wide data bus systems.

These features make the IS41C16257 ideally suited for high band-width graphics, digital signal processing, high-performance computing systems, and peripheral applications.

The IS41C16257 is packaged in a 40-pin, 400-mil SOJ and TSOP (Type II).

## **PIN CONFIGURATIONS**

# 40-Pin TSOP (Type II)



### 40-Pin SOJ


vcc [	1 ●	40 GND
1/00	2	39 📘 1/015
1/01	3	38 🛮 1/014
1/02	4	37 🛮 1/013
1/03	5	36 🛮 1/012
vcc [	6	35 🛮 GND
1/04	7	34 🗍 1/011
I/O5 <b>[</b>	8	33 🛮 1/O10
1/06	9	32 🗍 1/09
1/07	10	31 🗍 1/08
NC [	11	30 🗖 NC
NC [	12	29 🔲 LCAS
WE	13	28 🗖 ŪCAS
RAS	14	27 🗖 ŌĒ
NC [	15	26 🗖 A8
A0 [	16	25 🗖 A7
A1 [	17	24 🗖 A6
A2 [	18	23 🗖 A5
А3 [	19	22 🗖 A4
vcc [	20	21 🗖 GND
		•

### **PIN DESCRIPTIONS**

A0-A8	Address Inputs
I/O0-I/O15	Data Inputs/Outputs
WE	Write Enable
ŌĒ	Output Enable
RAS	Row Address Strobe
UCAS	Upper Column Address Strobe
<u>LCAS</u>	Lower Column Address Strobe
Vcc	Power
GND	Ground
NC	No Connection

ISSI reserves the right to make changes to its products at any time without notice in order to improve design and supply the best possible product. We assume no responsibility for any errors which may appear in this publication. © Copyright 1998, Integrated Silicon Solution, Inc.

# **FUNCTIONAL BLOCK DIAGRAM**



# **KEY TIMING PARAMETERS**

Parameter	-35	-40	-45	-50	-60	Unit
Max. RAS Access Time (trac)	35	40	45	50	60	ns
Max. CAS Access Time (tcac)	10	12	13	14	15	ns
Max. Column Address Access Time (taa)	18	20	22	25	30	ns
Min. Fast Page Mode Cycle Time (tpc)	12	15	17	20	25	ns
Min. Read/Write Cycle Time (tRc)	60	75	80	90	110	ns

# **TRUTH TABLE**

Function	RAS	LCAS	<u>UCAS</u>	WE	ŌĒ	Address tr/tc	I/O
Standby	Н	Н	Н	Х	Х	Х	High-Z
Read: Word	L	L	L	Н	L	ROW/COL	<b>D</b> out
Read: Lower Byte	L	L	Н	Н	L	ROW/COL	Lower Byte, Do∪⊤ Upper Byte, High-Z
Read: Upper Byte	L	Н	L	Н	L	ROW/COL	Lower Byte, High-Z Upper Byte, Dou⊤
Write: Word (Early Write)	L	L	L	L	Х	ROW/COL	Din
Write: Lower Byte (Early Write)	L	L	Н	L	Х	ROW/COL	Lower Byte, D <sub>IN</sub> Upper Byte, High-Z
Write: Upper Byte (Early Write)	L	Н	L	L	Х	ROW/COL	Lower Byte, High-Z Upper Byte, D <sub>IN</sub>
Read-Write <sup>(1,2)</sup>	L	L	L	H→L	L→H	ROW/COL	Dout, Din
Hidden Refresh <sup>2)</sup>	Read L→H→L	L	L	Н	L	ROW/COL	<b>D</b> out
	Write L→H→L	L	L	L	Χ	ROW/COL	Dout
RAS-Only Refresh	L	Н	Н	Χ	Χ	ROW/NA	High-Z
CBR Refresh <sup>(3)</sup>	H→L	Ĺ	L	Х	Х	Х	High-Z

- These WRITE cycles may also be BYTE WRITE cycles (either LCAS or UCAS active).
   These READ cycles may also be BYTE READ cycles (either LCAS or UCAS active).
   At least one of the two CAS signals must be active (LCAS or UCAS).

### **FUNCTIONAL DESCRIPTION**

The IS41C16257 is a CMOS DRAM optimized for high-speed bandwidth, low-power applications. During READ or WRITE cycles, each bit is uniquely addressed through the 18 address bits. These are entered nine bits (A0-A8) at a time. The row address is latched by the Row Address Strobe ( $\overline{RAS}$ ). The column address is latched by the Column Address Strobe ( $\overline{CAS}$ ).  $\overline{RAS}$  is used to latch the first nine bits and  $\overline{CAS}$  is used to latch the latter nine bits.

The IS41C16257 has two  $\overline{\text{CAS}}$  controls,  $\overline{\text{LCAS}}$  and  $\overline{\text{UCAS}}$ . The  $\overline{\text{LCAS}}$  and  $\overline{\text{UCAS}}$  inputs internally generate a  $\overline{\text{CAS}}$  signal functioning in an identical manner to the single  $\overline{\text{CAS}}$  input on the other 256K x 16 DRAMs. The key difference is that each  $\overline{\text{CAS}}$  controls its corresponding I/O tristate logic (in conjunction with  $\overline{\text{OE}}$  and  $\overline{\text{WE}}$  and  $\overline{\text{RAS}}$ ).  $\overline{\text{LCAS}}$  controls I/O0 - I/O7 and  $\overline{\text{UCAS}}$  controls I/O8 - I/O15.

The IS41C16257 CAS function is determined by the first CAS (LCAS or UCAS) transitioning LOW and the last transitioning back HIGH. The two CAS controls give the IS41C16257 both BYTE READ and BYTE WRITE cycle capabilities.

## **Memory Cycle**

A memory cycle is initiated by bringing  $\overline{RAS}$  LOW and it is terminated by returning both  $\overline{RAS}$  and  $\overline{CAS}$  HIGH. To ensure proper device operation and data integrity any memory cycle, once initiated, must not be ended or aborted before the minimum tras time has expired. A new cycle must not be initiated until the minimum precharge time trap, top has elapsed.

# Read Cycle

A read cycle is initiated by the falling edge of  $\overline{CAS}$  or  $\overline{OE}$ , whichever occurs last, while holding  $\overline{WE}$  HIGH. The column address must be held for a minimum time specified by tar. Data Out becomes valid only when trac, tar, tare and toer are all satisfied. As a result, the access time is dependent on the timing relationships between these parameters.

# **Write Cycle**

A write cycle is initiated by the falling edge of  $\overline{\text{CAS}}$  and  $\overline{\text{WE}}$ , whichever occurs last. The input data must be valid at or before the falling edge of  $\overline{\text{CAS}}$  or  $\overline{\text{WE}}$ , whichever occurs last.

# **Refresh Cycle**

To retain data, 512 refresh cycles are required in each 8 ms period. There are two ways to refresh the memory:

- By clocking each of the 512 row addresses (A0 through A8) with RAS at least once every 8 ms. Any read, write, read-modify-write or RAS-only cycle refreshes the addressed row.
- Using a CAS-before-RAS refresh cycle. CAS-before-RAS refresh is activated by the falling edge of RAS, while holding CAS LOW. In CAS-before-RAS refresh cycle, an internal 9-bit counter provides the row addresses and the external address inputs are ignored.

CAS-before-RAS is a refresh-only mode and no data access or device selection is allowed. Thus, the output remains in the High-Z state during the cycle.

#### Power-On

After application of the Vcc supply, an initial pause of 200 µs is required followed by a minimum of eight initialization cycles (any combination of cycles containing a RAS signal).

During power-on, it is recommended that  $\overline{RAS}$  track with  $V_{CC}$  or be held at a valid  $V_{H}$  to avoid current surges.

### **ABSOLUTE MAXIMUM RATINGS(1)**

Symbol	Parameters		Rating	Unit
VT	Voltage on Any Pin Relative to GND		-1.0 to +7.0	V
Vcc	Supply Voltage		-1.0 to +7.0	V
Іоит	Output Current		50	mA
Po	Power Dissipation		1	W
TA	Operation Temperature	Com.	0 to 70	°C
		Ind.	-40 to +85	
Тѕтс	Storage Temperature		-55 to +125	°C

# **RECOMMENDED OPERATING CONDITIONS** (Voltages are referenced to GND)

Symbol	Parameter		Min.	Тур.	Max.	Unit
Vcc	Supply Voltage		4.5	5.0	5.5	V
VIH	Input High Voltage		2.4	_	Vcc + 1.0	V
VIL	Input Low Voltage		-1.0	_	8.0	V
TA	Ambient Temperature	Com.	0	_	70	°C
		Ind.	<del>-4</del> 0	_	85	

### CAPACITANCE(1,2)

Symbol	Parameter	Max.	Unit
CIN1	Input Capacitance: A0-A8	5	pF
CIN2	Input Capacitance: RAS, UCAS, LCAS, WE, OE	7	pF
Сю	Data Input/Output Capacitance: I/O0-I/O15	7	pF

- 1. Tested initially and after any design or process changes that may affect these parameters.
- 2. Test conditions:  $T_A = 25^{\circ}C$ , f = 1 MHz,  $V_{CC} = 5.0V \pm 10\%$ .

<sup>1.</sup> Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.



# **ELECTRICAL CHARACTERISTICS**(1) (Recommended Operation Conditions unless otherwise noted.)

Symbol	Parameter	<b>Test Condition</b>	Spe	ed	Min.	Max.	Unit
lı∟	Input Leakage Current	Any input $0V \le VIN \le 5.5V$			-10	10	μΑ
		Other inputs not under test = 0V					
lio	Output Leakage Current	Output is disabled (Hi-Z)			-10	10	μΑ
		0V ≤ Vout ≤ 5.5V					
Vон	Output High Voltage Level	lон = −2.5 mA			2.4	_	V
<b>V</b> OL	Output Low Voltage Level	IOL = 2.1 mA			_	0.4	V
lcc1	Stand-by Current: TTL	RAS, LCAS, UCAS ≥ VIH	Com.		_	2	mA
	•		Ind.			3	
lcc2	Stand-by Current: CMOS	RAS, LCAS, UCAS ≥ Vcc – 0.2V				2	mA
Іссз	Operating Current:	RAS, LCAS, UCAS,	-3	5		230	mA
	Random Read/Write(2,3,4)	Address Cycling, tRc = tRc (min.)	-4	-0	_	200	
	Average Power Supply Current	, ,	-4	-5	_	190	
			-5	0	_	180	
			-6	0	_	170	
Icc4	Operating Current:	RAS = VIL, LCAS, UCAS,	-3	5	_	220	mA
	Fast Page Mode(2,3,4)	Cycling tpc = tpc (min.)	-4	-0	_	190	
	Average Power Supply Current		-4	-5	_	180	
			-5	0	_	170	
			-6	0		160	
lcc5	Refresh Current:	RAS Cycling, LCAS, UCAS ≥ VIH	-3	5		230	mA
	RAS-Only <sup>(2,3)</sup>	trc = trc (min.)	-4	-0	_	200	
	Average Power Supply Current		-4	5	_	190	
			-5	0	_	180	
			-6	0		170	
Icc6	Refresh Current:	RAS, LCAS, UCAS Cycling	-3	5		230	mA
	CBR <sup>(2,3,5)</sup>	trc = trc (min.)	-4	-0	_	200	
	Average Power Supply Current		-4	5	_	190	
			-5	0		180	
			-6	0		170	

#### Notes:

<sup>1.</sup> An initial pause of 200 μs is required after power-up followed by eight RAS refresh cycles (RAS-Only or CBR) before proper device operation is assured. The eight RAS cycles wake-up should be repeated any time the tree refresh requirement is exceeded.

<sup>2.</sup> Dependent on cycle rates.

<sup>3.</sup> Specified values are obtained with minimum cycle time and the output open.

<sup>4.</sup> Column-address is changed once each fast page cycle.

<sup>5.</sup> Enables on-chip refresh and address counters.

# **AC CHARACTERISTICS**(1,2,3,4,5,6) (Recommended Operating Conditions unless otherwise noted.)

		-;	35		40		45	-	50	-(	60	
Symbol	Parameter	Min.	Max.	Units								
trc	Random READ or WRITE Cycle Time	60	_	80	_	85		90	_	110	_	ns
TRAC	Access Time from RAS(6, 7)	_	35	_	40	_	45	_	50	_	60	ns
tcac	Access Time from CAS(6, 8, 15)	_	10	_	12	_	13	_	14	_	15	ns
taa	Access Time from Column-Address(6)	_	18	_	21	_	22	_	25	_	30	ns
tras	RAS Pulse Width	35	10K	40	10K	45	10K	50	10K	60	10K	ns
trp	RAS Precharge Time	20	_	25	_	25	_	30	_	40	_	ns
tcas	CAS Pulse Width <sup>(26)</sup>	6	10K	6	10K	7	10K	8	10K	10	10K	ns
<b>t</b> CP	CAS Precharge Time(9, 25)	5		5	_	7	_	8	_	10	_	ns
tcsн	CAS Hold Time (21)	35	_	40	_	45	_	50	_	60	_	ns
trcd	RAS to CAS Delay Time(10, 20)	11	28	17	28	18	32	19	36	20	45	ns
tasr	Row-Address Setup Time	0	_	0	_	0	_	0	_	0	_	ns
trah	Row-Address Hold Time	6	_	6	_	7	_	8	_	10	_	ns
tasc	Column-Address Setup Time(20)	0	_	0	_	0	_	0	_	0	_	ns
<b>t</b> CAH	Column-Address Hold Time(20)	6	_	6	_	7	_	8	_	10	_	ns
tar	Column-Address Hold Time (referenced to RAS)	30	_	30	_	35	_	40	_	40	_	ns
trad	RAS to Column-Address Delay Time(11)	12	20	12	20	13	22	14	25	15	30	ns
†RAL	Column-Address to RAS Lead Time	18	_	20		22	_	25		30	_	ns
trpc	RAS to CAS Precharge Time	0	_	0	_	0		0		0		ns
trsh	RAS Hold Time <sup>(27)</sup>	8	_	12	_	13	_	14		15	_	ns
tclz	CAS to Output in Low-Z(15, 29)	3		3		3		3		3	_	ns
tcrp	CAS to RAS Precharge Time(21)	5	_	5		5		5	_	5	_	ns
top	Output Disable Time(19, 28, 29)	3	15	3	15	3	15	3	15	3	15	ns
toe	Output Enable Time(15, 16)	_	10	_	10	_	12	_	15	_	15	ns
<b>t</b> OEHC	OE HIGH Hold Time from CAS HIGH	10		10	_	10	_	10	_	10	_	ns
<b>t</b> OEP	OE HIGH Pulse Width	10	_	10	_	10	_	10	_	10	_	ns
toes	OE LOW to CAS HIGH Setup Time	5	_	5	_	5	_	5	_	5	_	ns
trcs	Read Command Setup Time(17, 20)	0	_	0		0	_	0	_	0	_	ns
trrh	Read Command Hold Time (referenced to RAS)(12)	0	_	0	_	0	_	0	_	0	_	ns
trch	Read Command Hold Time (referenced to CAS)(12, 17, 21)	0	_	0	_	0	_	0	_	0	_	ns
twch	Write Command Hold Time(17, 27)	5	_	6	_	7	_	8	_	10	_	ns
twcr	Write Command Hold Time (referenced to RAS)(17)	30	_	30	_	35	_	40	_	50	_	ns
twp	Write Command Pulse Width(17)	5	_	6	_	7	_	8	_	10	_	ns
twpz	WE Pulse Widths to Disable Outputs	10	_	10	_	10	_	10	_	10	_	ns
trwL	Write Command to RAS Lead Time(17)	8	_	12	_	13	_	14	_	15	_	ns
tcwL	Write Command to CAS Lead Time(17, 21)	8	_	12	_	13	_	14	_	15	_	ns
twcs	Write Command Setup Time(14, 17, 20)	0	_	0	_	0	_	0	_	0	_	ns
t <sub>DHR</sub>	Data-in Hold Time (referenced to RAS)	30		30		35		40	_	40		ns

(Continued)

# $\textbf{AC CHARACTERISTICS} {\small (1,2,3,4,5,6)} \ (\textbf{Recommended Operating Conditions unless otherwise noted.)}$


		-;	35		40	-4	ļ5	-4	50	-(	50	
Symbol	Parameter	Min.	Max.	Units								
tасн	Column-Address Setup Time to CAS Precharge during WRITE Cycle	15	_	15	_	15	_	15	_	15	_	ns
<b>t</b> oeh	OE Hold Time from WE during READ-MODIFY-WRITE cycle <sup>(18)</sup>	8	_	8	_	8	_	10	_	15	_	ns
tos	Data-In Setup Time(15, 22)	0	_	0	_	0	_	0	_	0	_	ns
<b>t</b> DH	Data-In Hold Time(15, 22)	6	_	6	_	7	_	8	_	10	_	ns
trwc	READ-MODIFY-WRITE Cycle Time	80	_	100	_	115	_	125	_	140	_	ns
trwd	RAS to WE Delay Time during READ-MODIFY-WRITE Cycle <sup>(14)</sup>	45	_	50	_	60	_	70	_	80	_	ns
tcwD	CAS to WE Delay Time(14, 20)	25	_	30	_	32	_	34	_	36	_	ns
tawd	Column-Address to WE Delay Time(14)	30	_	30	_	40	_	42	_	49	_	ns
<b>t</b> PC	Fast Page Mode READ or WRITE Cycle Time <sup>(24)</sup>	12	_	15	_	17	_	20	_	25	_	ns
trasp	RAS Pulse Width	35	100K	40	100K	45	100K	50	100K	60	100K	ns
<b>t</b> CPA	Access Time from CAS Precharge(15)	_	21	_	23	_	25	_	27		34	ns
tprwc	READ-WRITE Cycle Time(24)	40	_	45	_	46	_	47	_	56	_	ns
<b>t</b> off	Output Buffer Turn-Off Delay from CAS or RAS(13,15,19,29)	3	15	3	15	3	15	3	15	3	15	ns
twнz	Output Disable Delay from WE	3	15	3	15	3	15	3	15	3	15	ns
<b>t</b> CLCH	Last CAS going LOW to First CAS returning HIGH <sup>(23)</sup>	10	_	10	_	10	_	10	_	10	_	ns
tosr	CAS Setup Time (CBR REFRESH)(30, 20)	8	_	10	_	10	_	10	_	10	_	ns
<b>t</b> CHR	CAS Hold Time (CBR REFRESH)(30, 21)	8	_	10	_	10	_	10	_	10	_	ns
<b>t</b> ORD	OE Setup Time prior to RAS during HIDDEN REFRESH Cycle	0		0		0		0		0		ns
<b>t</b> REF	Refresh Period (512 Cycles)	_	8	_	8	_	8	_	8	_	8	ms
tτ	Transition Time (Rise or Fall)(2, 3)	1	50	1	50	1	50	1	50	1	50	ns

#### Notes:

- 1. An initial pause of 200 µs is required after power-up followed by eight RAS refresh cycle (RAS-Only or CBR) before proper device operation is assured. The eight RAS cycles wake-up should be repeated any time the tree refresh requirement is exceeded.
- Vi⊣ (MIN) and Vi∟ (MAX) are reference levels for measuring timing of input signals. Transition times, are measured between Vi⊣ and VIL (or between VIL and VIH) and assume to be 1 ns for all inputs.
- In addition to meeting the transition rate specification, all input signals must transit between V<sub>IH</sub> and V<sub>IL</sub> (or between V<sub>IL</sub> and V<sub>IH</sub>) in a monotonic manner.
- If  $\overline{CAS}$  and  $\overline{RAS} = V_{H}$ , data output is High-Z.
- If  $\overline{CAS} = V_{L}$ , data output may contain data from the last valid READ cycle.
- Measured with a load equivalent to one TTL gate and 50 pF.
- Assumes that tRCD ≤ tRCD (MAX). If tRCD is greater than the maximum recommended value shown in this table, tRAC will increase by the amount that tRCD exceeds the value shown.
- 8. Assumes that trcp ≥ trcp (MAX).
- 9. If CAS is LOW at the falling edge of RAS, data out will be maintained from the previous cycle. To initiate a new cycle and clear the data output buffer, CAS and RAS must be pulsed for top.
- 10. Operation with the trop (MAX) limit ensures that trac (MAX) can be met. trop (MAX) is specified as a reference point only; if trop is greater than the specified that (MAX) limit, access time is controlled exclusively by toac.
- 11. Operation within the trad (MAX) limit ensures that trod (MAX) can be met. trad (MAX) is specified as a reference point only; if trad is greater than the specified that (MAX) limit, access time is controlled exclusively by taa.
- 12. Either trich or trich must be satisfied for a READ cycle.
- 13. toff (MAX) defines the time at which the output achieves the open circuit condition; it is not a reference to Voh or Vol.
- 14. twos, trwb, tawb and towb are restrictive operating parameters in LATE WRITE and READ-MODIFY-WRITE cycle only. If twos ≥ twos (MIN), the cycle is an EARLY WRITE cycle and the data output will remain open circuit throughout the entire cycle. If tawb ≥ tawb (MIN), tawd ≥ tawd (MIN) and towd ≥ towd (MIN), the cycle is a READ-WRITE cycle and the data output will contain data read from the selected cell. If neither of the above conditions is met, the state of I/O (at access time and until CAS and RAS or OE go back to V⊮) is indeterminate. OE held HIGH and WE taken LOW after CAS goes LOW result in a LATE WRITE (OE-controlled) cycle.
- 15. Output parameter (I/O) is referenced to corresponding CAS input, I/O0-I/O7 by LCAS and I/O8-I/O15 by UCAS.
- 16. During a READ cycle, if OE is LOW then taken HIGH before CAS goes HIGH, I/O goes open. If OE is tied permanently LOW, a LATE WRITE or READ-MODIFY-WRITE is not possible.
- 17. Write command is defined as WE going low.

  18. LATE WRITE and READ-MODIFY-WRITE cycles must have both top and toeh met (OE HIGH during WRITE cycle) in order to ensure that the output buffers will be open during the WRITE cycle. The I/Os will provide the previously written data if CAS remains LOW and  $\overline{OE}$  is taken back to LOW after toeh is met.
- 19. The I/Os are in open during READ cycles once top or toff occur.
- 20. The first  $\chi \overline{\text{CAS}}$  edge to transition LOW.
- 21. The last  $\chi \overline{CAS}$  edge to transition HIGH.
- 22. These parameters are referenced to CAS leading edge in EARLY WRITE cycles and WE leading edge in LATE WRITE or READ-MODIFY-WRITE cycles.
- 23. Last falling  $\chi \overline{CAS}$  edge to first rising  $\chi \overline{CAS}$  edge.
- 24. Last rising  $\chi \overline{CAS}$  edge to next cycle's <u>last</u> rising  $\chi \overline{CAS}$  edge.
- 25. Last rising  $\chi \overline{\text{CAS}}$  edge to first falling  $\chi \overline{\text{CAS}}$  edge. 26. Each  $\chi \overline{\text{CAS}}$  must meet minimum pulse width.
- 27. Last χČAS to go LOW.
- 28. I/Os controlled, regardless  $\overline{\text{UCAS}}$  and  $\overline{\text{LCAS}}$ .
- 29. The 3 ns minimum is a parameter guaranteed by design.
- 30. Enables on-chip refresh and address counters.


# **FAST-PAGE-MODE READ CYCLE**




#### Note:

1. toff is referenced from rising edge of  $\overline{RAS}$  or  $\overline{CAS}$ , whichever occurs last.


# **FAST PAGE MODE READ-MODIFY-WRITE CYCLE**




# FAST-PAGE-MODE EARLY WRITE CYCLE ( $\overline{OE}$ = DON'T CARE)



# FAST-PAGE-MODE READ WRITE CYCLE (LATE WRITE and READ-MODIFY-WRITE Cycles)




# **FAST PAGE MODE EARLY WRITE CYCLE**




# **AC WAVEFORMS**


# **READ CYCLE** (With WE-Controlled Disable)




# $\overline{\text{RAS}}\text{-}\text{ONLY REFRESH CYCLE }(\overline{\text{OE}}, \overline{\text{WE}} = \text{DON'T CARE})$



# $\overline{\textbf{CBR}}$ REFRESH CYCLE (Addresses; $\overline{\textbf{WE}}$ , $\overline{\textbf{OE}}$ = DON'T CARE)



# HIDDEN REFRESH CYCLE(1) (WE = HIGH; OE = LOW)



- A Hidden Refresh may also be performed after a Write Cycle. In this case, WE = LOW and OE = HIGH.
   toff is referenced from rising edge of RAS or CAS, whichever occurs last.

# **ORDERING INFORMATION**

Commercial Range: 0°C to 70°C

Speed (ns)	Order Part No.	Package
35	IS41C16257-35K	400-mil SOJ
	IS41C16257-35T	400-mil TSOP (Type II)
40	IS41C16257-40K	400-mil SOJ
	IS41C16257-40T	400-mil TSOP (Type II)
45	IS41C16257-45K	400-mil SOJ
	IS41C16257-45T	400-mil TSOP (Type II)
50	IS41C16257-50K	400-mil SOJ
	IS41C16257-50T	400-mil TSOP (Type II)
60	IS41C16257-60K	400-mil SOJ
	IS41C16257-60T	400-mil TSOP (Type II)

Industrial Range: -40°C to 85°C

Speed (ns)	Order Part No.	Package
45	IS41C16257-45KI	400-mil SOJ
	IS41C16257-45TI	400-mil TSOP (Type II)
50	IS41C16257-50KI	400-mil SOJ
	IS41C16257-50TI	400-mil TSOP (Type II)
60	IS41C16257-60KI	400-mil SOJ
	IS41C16257-60TI	400-mil TSOP (Type II)



# Integrated Silicon Solution, Inc.

2231 Lawson Lane Santa Clara, CA 95054 Fax: (408) 588-0806

Toll Free: 1-800-379-4774 e-mail:sales@issi.com http://www.issi.com