

### FEATURES

- 8,192 × 8 bit organization
- Access times:
  - LH5763J: 70/90 ns (MAX.)
  - LH5763: 90 ns (MAX.)
- Single +5 V power supply
- Low power consumption:
  - Operating: 315 mW (MAX.)
  - Standby: 1.05 mW (MAX.)
- Fully static operation
- Three-state outputs
- TTL compatible I/O
- High speed programming:
  - Compatible to INTEL intelligent programming™ algorithm
  - (32 second programming)
- Pin compatible with the i2764
- Packages:
  - EPROM  
28-pin, 600-mil CERDIP
  - OTPROM  
28-pin, 600-mil DIP
- JEDEC standard pinout

### DESCRIPTION

The LH5763J is a CMOS UV erasable and electrically programmable read-only-memory, organized as 8,192 × 8 bits. It is pin compatible with the Intel i2764 and the SHARP LH5764J, and designed to have fast access time.

The LH5763 is a one-time PROM packaged in plastic DIP.

### PIN CONNECTIONS




Figure 1. Pin Connections for CERDIP and DIP Packages




Figure 2. LH5763/J Block Diagram

**PIN DESCRIPTION**

| SIGNAL                           | PIN NAME            | NOTE |
|----------------------------------|---------------------|------|
| A <sub>0</sub> - A <sub>12</sub> | Address input       |      |
| O <sub>0</sub> - O <sub>7</sub>  | Data output (input) | 1    |
| CE                               | Chip Enable input   |      |
| OE                               | Output Enable input |      |
| PGM                              | Program input       |      |

| SIGNAL          | PIN NAME       | NOTE |
|-----------------|----------------|------|
| V <sub>PP</sub> | Program power  |      |
| V <sub>CC</sub> | Power supply   |      |
| GND             | Ground         |      |
| NC              | Non connection |      |

## NOTE:

1. O<sub>0</sub> - O<sub>7</sub> pins are also used to input data to the column output controller through input buffers in programming mode.

**TRUTH TABLE**

| MODE    |                 | O <sub>0</sub> - O <sub>7</sub> | CE | OE | PGM | V <sub>CC</sub> | V <sub>PP</sub> |
|---------|-----------------|---------------------------------|----|----|-----|-----------------|-----------------|
| Read    | Read            | Data out                        | L  | L  | H   | +5 V            | +5 V            |
|         | Output disable  | High-Z                          | L  | H  | H   | +5 V            | +5 V            |
|         | Standby         | High-Z                          | H  | X  | X   | +5 V            | +5 V            |
| Program | Program         | Data in                         | L  | H  | L   | +6 V            | +12.5 V         |
|         | Program verify  | Data out                        | L  | L  | H   | +6 V            | +12.5 V         |
|         | Program inhibit | High-Z                          | H  | X  | X   | +6 V            | +12.5 V         |

## NOTE:

X = H or L, H = V<sub>IH</sub>, L = V<sub>IL</sub>

**ABSOLUTE MAXIMUM RATINGS**

| PARAMETER             | SYMBOL                             | RATING        | UNIT | NOTE |
|-----------------------|------------------------------------|---------------|------|------|
| Supply voltage        | V <sub>CC</sub>                    | -0.6 to +7.0  | V    | 1    |
|                       | V <sub>PP</sub>                    | -0.6 to +13.5 |      |      |
|                       | V <sub>IN</sub> , V <sub>OUT</sub> | -0.6 to +7.0  |      |      |
| Operating temperature | T <sub>OPR</sub>                   | 0 to +70      | °C   |      |
| Storage temperature   | T <sub>STG</sub>                   | -65 to +150   | °C   | 2    |
|                       |                                    | -55 to +150   |      | 3    |

**NOTES:**

1. The maximum applicable voltage on any pin with respect to GND.  
Maximum ratings are those values beyond which damage to the device may occur.
2. Applied to ceramic package.
3. Applied to plastic package.

**RECOMMENDED OPERATING CONDITIONS (Read Mode) (T<sub>A</sub> = 0 to +70°C)**

| PARAMETER            | SYMBOL          | MIN.            | Typ. | MAX.                  | UNIT |
|----------------------|-----------------|-----------------|------|-----------------------|------|
| Supply voltage       | V <sub>CC</sub> | 4.75            | 5.0  | 5.35                  | V    |
|                      | V <sub>PP</sub> | 4.75            | 5.0  | 5.25                  |      |
| Input "Low" voltage  |                 | V <sub>IL</sub> | -0.1 | 0.8                   | V    |
| Input "High" voltage |                 | V <sub>IH</sub> | 2.0  | V <sub>CC</sub> + 0.3 | V    |

**DC CHARACTERISTICS (Read Mode) (V<sub>CC</sub> = 5 V ± 5%, V<sub>PP</sub> = V<sub>CC</sub>, T<sub>A</sub> = 0 to +70°C)**

| PARAMETER                         | SYMBOL           | CONDITIONS                                | MIN.                  | Typ. | MAX.                  | UNIT | NOTE |
|-----------------------------------|------------------|---|-----------------------|------|-----------------------|------|------|
| Input "Low" voltage               | V <sub>IL</sub>  |   | -0.1                  |      | 0.8                   | V    |      |
| Input "High" voltage              | V <sub>IH</sub>  |   | 2.0                   |      | V <sub>CC</sub> + 0.3 | V    |      |
| Output "Low" voltage              | V <sub>OL</sub>  | I <sub>OL</sub> = 2.1 mA                  |                       |      | 0.45                  | V    |      |
| Output "High" voltage             | V <sub>OH</sub>  | I <sub>OH</sub> = 400 μA                  | 2.4                   |      |                       | V    |      |
| Input leakage current             | I <sub>LI</sub>  | V <sub>IN</sub> = GND or V <sub>CC</sub>  | -10                   |      | 10                    | μA   |      |
| Output leakage current            | I <sub>LO</sub>  | V <sub>OUT</sub> = GND or V <sub>CC</sub> | -10                   |      | 10                    | μA   |      |
| V <sub>CC</sub> operating current | I <sub>CC1</sub> | CĒ = GND ± 0.3V                          |                       |      | 60                    | mA   | 1, 2 |
|                                   | I <sub>CC2</sub> | CĒ = V <sub>IL</sub>                     |                       |      | 60                    | mA   | 1, 3 |
| V <sub>PP</sub> supply current    | I <sub>PP</sub>  | V <sub>PP</sub> = V <sub>CC</sub>         |                       |      | 100                   | μA   |      |
| V <sub>PP</sub> pin voltage       | V <sub>PP</sub>  |   | V <sub>CC</sub> - 0.4 |      | V <sub>CC</sub>       | V    |      |
| V <sub>CC</sub> standby current   | I <sub>SB1</sub> | CĒ = V <sub>CC</sub> ± 0.3 V             |                       |      | 200                   | μA   | 2    |
|                                   | I <sub>SB2</sub> | CĒ = V <sub>IH</sub>                     |                       |      | 10                    | mA   | 3    |

**NOTES:**


1. Minimum cycle time, I<sub>OUT</sub> = 0 mA
2. CMOS input: V<sub>IN</sub> = GND ± 0.3 V or V<sub>CC</sub> ± 0.3 V
3. TTL input: V<sub>IN</sub> = V<sub>IL</sub> or V<sub>IH</sub>

**AC CHARACTERISTICS (Read Mode) (V<sub>CC</sub> = V<sub>PP</sub> = 5 V ± 5%, T<sub>A</sub> = 0 to +70°C)**


| PARAMETER                          | SYMBOL           | LH5763J-70 |      | LH5763J-90<br>LH5763-90 |      | UNIT |
|------------------------------------|------------------|------------|------|-------------------------|------|------|
|                                    |                  | MIN.       | MAX. | MIN.                    | MAX. |      |
| Address to output delay            | t <sub>ACC</sub> |            | 70   |                         | 90   | ns   |
| CĒ to output delay                | t <sub>CE</sub>  |            | 70   |                         | 90   | ns   |
| OĒ to output delay                | t <sub>OE</sub>  |            | 25   |                         | 30   | ns   |
| Output enable high to output float | t <sub>DF</sub>  | 0          | 25   | 0                       | 30   | ns   |
| Address to output hold             | t <sub>OH</sub>  | 0          |      | 0                       |      | ns   |

**AC TEST CONDITIONS**

| PARAMETER               | MODE         |
|-------------------------|--------------|
| Input voltage amplitude | 0 V to 3 V   |
| Input rise/fall time    | ≤ 10 ns      |
| Input reference level   | 2.0 V, 1.0 V |
| Output reference level  | 2.0 V, 0.8 V |

**Figure 3. Output Load Circuit****CAPACITANCE (TA = 25°C, f = 1MHz)**

| PARAMETER          | SYMBOL           | CONDITIONS             | MIN. | TYP. | MAX. | UNIT |
|--------------------|------------------|------------------------|------|------|------|------|
| Input capacitance  | C <sub>IN</sub>  | V <sub>IN</sub> = 0 V  |      | 4    | 6    | pF   |
| Output capacitance | C <sub>OUT</sub> | V <sub>OUT</sub> = 0 V |      | 8    | 12   | pF   |

**Figure 4. Timing Diagram (Read Mode)****RECOMMENDED OPERATING CONDITIONS (Program Mode) (TA = 25°C ± 5°C)**

| PARAMETER            | SYMBOL          | MIN. | TYP. | MAX.                  | UNIT |
|----------------------|-----------------|------|------|-----------------------|------|
| Supply voltage       | V <sub>CC</sub> | 5.75 | 6.0  | 6.25                  | V    |
|                      | V <sub>PP</sub> | 12.2 | 12.5 | 12.8                  |      |
| Input "Low" voltage  | V <sub>IL</sub> | -0.1 |      | 0.45                  | V    |
| Input "High" voltage | V <sub>IH</sub> | 2.4  |      | V <sub>CC</sub> + 0.3 | V    |

**DC CHARACTERISTICS (Program Mode)**(V<sub>CC</sub> = 6.0 V ± 0.25 V, V<sub>PP</sub> = 12.5 V ± 0.3 V, T<sub>A</sub> = 25°C ± 5°C)

| PARAMETER                      | SYMBOL          | CONDITIONS                                  | MIN. | TYP. | MAX.                  | UNIT |
|--------------------------------|-----------------|---|------|------|-----------------------|------|
| Input leakage current          | I <sub>LI</sub> | V <sub>IN</sub> = V <sub>CC</sub> or 0.45 V | -10  |      | 10                    | µA   |
| V <sub>CC</sub> supply current | I <sub>CC</sub> |   |      |      | 60                    | mA   |
| V <sub>PP</sub> supply current | I <sub>PP</sub> | CĒ = PGM = V <sub>IL</sub>                 |      |      | 50                    | mA   |
| Input "Low" voltage            | V <sub>IL</sub> |   | -0.1 |      | 0.45                  | V    |
| Input "High" voltage           | V <sub>IH</sub> |   | 2.4  |      | V <sub>CC</sub> + 0.3 | V    |
| Output "Low" voltage           | V <sub>OL</sub> | I <sub>OL</sub> = 2.1 mA                    |      |      | 0.45                  | V    |
| Output "High" voltage          | V <sub>OH</sub> | I <sub>OH</sub> = 400 µA                    | 2.4  |      |                       | V    |

**AC CHARACTERISTICS (Program Mode)**(V<sub>CC</sub> = 6.0 V ± 0.25 V, V<sub>PP</sub> = 12.5 V ± 0.3 V, T<sub>A</sub> = 25°C ± 5°C)

| PARAMETER                         | SYMBOL           | CONDITIONS    | MIN. | TYP. | MAX.  | UNIT  |
|-----------------------------------|------------------|---------------|------|------|-------|-------|
| Address setup time                | t <sub>AS</sub>  | PGM - Address | 2    |      |       | µs    |
| Chip enable setup time            | t <sub>CES</sub> | PGM - CĒ     | 2    |      |       | µs    |
| Output enable setup time          | t <sub>OES</sub> | Data - CĒ    | 2    |      |       | µs    |
| Data setup time                   | t <sub>DS</sub>  | PGM - Data    | 2    |      |       | µs    |
| Address hold time                 | t <sub>AH</sub>  | OE - Address  | 0    |      |       | µs    |
| Data hold time                    | t <sub>DH</sub>  | PGM - Data    | 2    |      |       | µs    |
| Chip enable to output float delay | t <sub>DF</sub>  |               |      |      | 150   | ns    |
| Data valid from output enable     | t <sub>OE</sub>  |               |      |      | 150   | ns    |
| V <sub>PP</sub> setup time        | t <sub>VPS</sub> |               | 2    |      |       | µs    |
| V <sub>CC</sub> setup time        | t <sub>VCS</sub> |               | 2    |      |       | µs    |
| Program pulse width               | t <sub>PW</sub>  |               | 0.95 | 1    | 1.05  | ms    |
| Add PGM pulse width *             | t <sub>OPW</sub> |               | 2.85 |      | 78.75 | ms    |
| Program pulse count               | N                |               | 1    |      | 25    | TIMES |

\* This width is defined by the Program Flowchart (Figure 6).




Figure 5. Timing Diagram (Program Mode)

## PROGRAMMING

Upon delivery from SHARP or after each erasure (see erasure section), the LH5763 and LH5763J have all 8,192 × 8 bits in the "1", or high state. "0's" are loaded into the LH5763 and LH5763J through the procedure of programming.

The programming mode is entered when +12.5 V is applied to the V<sub>PP</sub> pin and CE is at V<sub>IL</sub>. A 0.1 μF capacitor between V<sub>PP</sub> and GND is needed to prevent excessive voltage transients, which could damage the device. The address to be programmed is applied to the proper address pins. 8-bit patterns are placed on the respective data pins. The voltage levels should be standard TTL levels.

## ERASURE

In order to clear all locations of their programmed contents, it is necessary to expose the LH5763J to an ultra-violet light source. A dosage of 15W-second/cm<sup>2</sup> is required to completely erase an LH5763J. This dosage can be obtained by exposure to an ultra-violet lamp (wave-length of 2,537 Angstroms (Å)) with intensity of 12,000 μW/cm<sup>2</sup> for 20 to 30 minutes. The LH5763J should be about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the LH5763J and similar devices will erase with light sources having wave-length shorter than 4,000 Å.

Although erasure times will be much longer than with UV sources at 2,537 Å, the exposure to fluorescent light and sunlight will eventually erase the LH5763J and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package windows should be covered by an opaque label or substance.

## CAUTION

Fluorescent light and sunlight contain UV rays which will erase the EPROM. To prevent deterioration of EPROM data due to UV rays, it is recommended that EPROMs should not be left under direct sunlight or fluorescent light, or the package window should be covered with an opaque material.

Care must be taken to avoid friction between package window and plastics or the like, as the resulting static-electric build-up may cause faulty operation.

1. V<sub>CC</sub> must be applied either coincidently or before V<sub>PP</sub> and removed either coincidently or after V<sub>PP</sub>.
2. V<sub>PP</sub> must not be greater than 13.5 volts including overshoot.
3. During CE = PGM = V<sub>IL</sub>, V<sub>PP</sub> must not be switched from 5 volts to 12.5 volts or vice-versa.
4. Removing or inserting the device while 12.5 volts is supplied may harm the reliability of the device.




Figure 6. Programming Flowchart

## ORDERING INFORMATION

| LH5763<br>Device Type   | X<br>Package | - ##<br>Speed               |
|---|--------------|-----------------------------|
|   |              | 70 * Access Time (ns)<br>90 |
| OTPROM<br>Blank 28-pin, 600-mil DIP (DIP28-P-600)<br>EPROM<br>J 28-pin, 600-mil CERDIP (WDIP28-G-600) |              |                             |
| CMOS 64K (8K x 8) OTPROM/EPROM  |              |                             |

\* EPROM Only  
 Example: LH5763J-70 (CMOS 64K (8K x 8) EPROM, 70 ns, 28-pin, 600-mil CERDIP)

5763-7