5V ECL 9-Bit Buffer

The MC10E/100E122 is a 9-bit buffer. The device contains nine non-inverting buffer gates.

The 100 Series contains temperature compensation.

- 500 ps Max. Propagation Delay
- PECL Mode Operating Range: V_{CC}= 4.2 V to 5.7 V with V_{EE}= 0 V
- NECL Mode Operating Range: V_{CC}= 0 V with V_{EE}= -4.2 V to -5.7 V
- Internal Input Pulldown Resistors
- ESD Protection: > 2 KV HBM, > 200 V MM
- Meets or Exceeds JEDEC Spec EIA/JESD78 IC Latchup Test
- Moisture Sensitivity Level 1
 For Additional Information, see Application Note AND8003/D
- Flammability Rating: UL-94 code V-0 @ 1/8", Oxygen Index 28 to 34
- Transistor Count = 111 devices




http://onsemi.com




PLCC-28 FN SUFFIX CASE 776

A = Assembly Location
WL = Wafer Lot

YY = Year WW = Work Week







ORDERING INFORMATION

Device	Package	Shipping		
MC10E122FN	PLCC-28	37 Units/Rail		
MC10E122FNR2	PLCC-28	500 Units/Reel		
MC100E122FN	PLCC-28	37 Units/Rail		
MC100E122FNR2	PLCC-28	500 Units/Reel		

LOGIC DIAGRAM AND PINOUT ASSIGNMENT





Warning: All V_{CC} , V_{CCO} , and V_{EE} pins must be externally connected to Power Supply to guarantee proper operation.

PIN DESCRIPTION

PIN	FUNCTION
D ₀ – D ₈	ECL Data Inputs
Q ₀ – Q ₈	ECL Data Outputs
VCC, VCCO	Positive Supply
VEE	Negative Supply
NC	No Connect

MAXIMUM RATINGS (Note 1)

Symbol	Parameter	Condition 1	Condition 2	Rating	Units
VCC	PECL Mode Power Supply	V _{EE} = 0 V		8	V
VEE	NECL Mode Power Supply	VCC = 0 V		-8	V
VI	PECL Mode Input Voltage NECL Mode Input Voltage	V _{EE} = 0 V	$ \begin{array}{c} v_I \leq v_{CC} \\ v_I \geq v_{EE} \end{array} $	6 -6	V V
lout	Output Current	Continuous Surge		50 100	mA mA
TA	Operating Temperature Range			0 to +85	°C
T _{stg}	Storage Temperature Range			-65 to +150	°C
θЈА	Thermal Resistance (Junction to Ambient)	0 LFPM 500 LFPM	28 PLCC 28 PLCC	63.5 43.5	°C/W
θЈС	Thermal Resistance (Junction to Case)	std bd	28 PLCC	22 to 26	°C/W
VEE	PECL Operating Range NECL Operating Range			4.2 to 5.7 -5.7 to -4.2	V V
T _{sol}	Wave Solder	<2 to 3 sec @ 248°C		265	°C

^{1.} Maximum Ratings are those values beyond which device damage may occur.

 $^{^{\}star}$ All VCC and VCCO pins are tied together on the die.

10E SERIES PECL DC CHARACTERISTICS V_{CCx}= 5.0 V; V_{EE}= 0.0 V (Note 1)

			0°C			25°C			85°C		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
IEE	Power Supply Current		41	49		41	49		41	49	mA
Vон	Output HIGH Voltage (Note 2)	3980	4070	4160	4020	4105	4190	4090	4185	4280	mV
VOL	Output LOW Voltage (Note 2)	3050	3210	3370	3050	3210	3370	3050	3227	3405	mV
VIH	Input HIGH Voltage	3830	3995	4160	3870	4030	4190	3940	4110	4280	mV
VIL	Input LOW Voltage	3050	3285	3520	3050	3285	3520	3050	3302	3555	mV
lН	Input HIGH Current			200			200			200	μΑ
I _Ι Γ	Input LOW Current	0.5	0.3		0.5	0.25		0.3	0.2		μΑ

NOTE: Devices are designed to meet the DC specifications shown in the above table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained.

1. Input and output parameters vary 1:1 with V_{CC}. V_{EE} can vary +0.46 V / -0.06 V.

- 2. Outputs are terminated through a 50 ohm resistor to V_{CC}-2 volts.

10E SERIES NECL DC CHARACTERISTICS V_{CCx} = 0.0 V; V_{EE} = -5.0 V (Note 1)

			0°C			25°C			85°C		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
IEE	Power Supply Current		41	49		41	49		41	49	mA
Vон	Output HIGH Voltage	-1020	-930	-840	-980	-895	-810	-910	-815	-720	mV
VOL	Output LOW Voltage	-1950	-1790	-1630	-1950	-1790	-1630	-1950	-1773	-1595	mV
VIH	Input HIGH Voltage	-1170	-1005	-840	-1130	-970	-810	-1060	-890	-720	mV
V _{IL}	Input LOW Voltage	-1950	-1715	-1480	-1950	-1715	-1480	-1950	-1698	-1445	mV
lіН	Input HIGH Current			200			200			200	μΑ
I _I L	Input LOW Current	0.5	0.3		0.5	0.065		0.3	0.2		μΑ

NOTE: Devices are designed to meet the DC specifications shown in the above table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained.

- 1. Input and output parameters vary 1:1 with V $_{CC}$. VEE can vary +0.46 V / -0.06 V. 2. Outputs are terminated through a 50 ohm resistor to V $_{CC}$ -2 volts.

100E SERIES PECL DC CHARACTERISTICS V_{CCx}= 5.0 V; V_{EE}= 0.0 V (Note 1)

			0°C			25°C			85°C		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
IEE	Power Supply Current		41	49		41	49		47	57	mA
Vон	Output HIGH Voltage	3975	4050	4120	3975	4050	4120	3975	4050	4120	mV
VOL	Output LOW Voltage	3190	3295	3380	3190	3255	3380	3190	3260	3380	mV
VIH	Input HIGH Voltage	3835	4050	4120	3835	4120	4120	3835	4120	4120	mV
V _{IL}	Input LOW Voltage	3190	3300	3525	3190	3525	3525	3190	3525	3525	mV
IН	Input HIGH Current			200			200			200	μΑ
Ι _Ι	Input LOW Current	0.5	0.3		0.5	0.25		0.5	0.2		μΑ

NOTE: Devices are designed to meet the DC specifications shown in the above table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained.

1. Input and output parameters vary 1:1 with V_{CC}. V_{EE} can vary +0.46 V / -0.8 V.

- Outputs are terminated through a 50 ohm resistor to V_{CC}-2 volts.

100E SERIES NECL DC CHARACTERISTICS V_{CCx}= 0.0 V; V_{EE}= -5.0 V (Note 1)

			0°C			25°C			85°C		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
IEE	Power Supply Current		41	49		41	49		47	57	mA
Vон	Output HIGH Voltage	-1025	-950	-880	-1025	-950	-880	-1025	-950	-880	mV
VOL	Output LOW Voltage	-1810	-1705	-1620	-1810	-1745	-1620	-1810	-1740	-1620	mV
VIH	Input HIGH Voltage	-1165	-950	-880	-1165	-880	-880	-1165	-880	-880	mV
V _{IL}	Input LOW Voltage	-1810	-1700	-1475	-1810	-1475	-1475	-1810	-1475	-1475	mV
Ι _{ΙΗ}	Input HIGH Current			200			200			200	μΑ
ΊL	Input LOW Current	0.5	0.3		0.5	0.25		0.5	0.2		μΑ

NOTE: Devices are designed to meet the DC specifications shown in the above table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lfpm is maintained.

1. Input and output parameters vary 1:1 with V_{CC}. V_{EE} can vary +0.46 V / -0.8 V.

2. Outputs are terminated through a 50 ohm resistor to V_{CC}-2 volts.

AC CHARACTERISTICS V_{CCx} = 5.0 V; V_{EE} = 0.0 V or V_{CCx} = 0.0 V; V_{EE} = -5.0 V (Note 1)

			0°C			25°C			85°C		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
f _{MAX}	Maximum Toggle Frequency		TBD			TBD			TBD		GHz
^t PLH	Propagation Delay to Output										ps
^t PHL	D to Q	150	350	500	150	350	500	150	350	500	
tSKEW	Within-Device Skew										ps
	D to Q (Note 1.)		75			75			75		
^t JITTER	Cycle-to-Cycle Jitter		TBD			TBD			TBD		ps
t _r	Rise/Fall Times										ps
t _f	(20 - 80%)	300	425	800	300	425	800	300	425	800	

¹⁰ Series: V_{EE} can vary +0.46 V / -0.06 V. 100 Series: V_{EE} can vary +0.46 V / -0.8 V. Within-device skew is defined as identical transitions on similar paths through a device.




Figure 1. Typical Termination for Output Driver and Device Evaluation (See Application Note AND8020 – Termination of ECL Logic Devices.)

Resource Reference of Application Notes

AN1404 ECLinPS Circuit Performance at Non-Standard VIH Levels

AN1405 **ECL Clock Distribution Techniques**

AN1406 Designing with PECL (ECL at +5.0 V)

AN1503 ECLinPS I/O SPICE Modeling Kit

AN1504 Metastability and the ECLinPS Family

AN1568 Interfacing Between LVDS and ECL

AN1596 ECLinPS Lite Translator ELT Family SPICE I/O Model Kit

AN1650 Using Wire-OR Ties in ECLinPS Designs

The ECL Translator Guide AN1672

AND8001 Odd Number Counters Design


AND8002 Marking and Date Codes

AND8020 Termination of ECL Logic Devices

PACKAGE DIMENSIONS

PLCC-28 **FN SUFFIX**

PLASTIC PLCC PACKAGE CASE 776-02 **ISSUE E**



NOTES:


- IOTES:

 1. DATUMS -L-, -M-, AND -N- DETERMINED
 WHERE TOP OF LEAD SHOULDER EXITS
 PLASTIC BODY AT MOLD PARTING LINE.

 2. DIMENSION G1, TRUE POSITION TO BE
 MEASURED AT DATUM -T-, SEATING PLANE.

 3. DIMENSIONS R AND U DO NOT INCLUDE
- MOLD FLASH. ALLOWABLE MOLD FLASH IS 0.010 (0.250) PER SIDE. 4. DIMENSIONING AND TOLERANCING PER
- ANSI Y14.5M, 1982. 5. CONTROLLING DIMENSION: INCH.
- 6. THE PACKAGE TOP MAY BE SMALLER THAN THE PACKAGE BOTTOM BY UP TO 0.012 (0.300). DIMENSIONS R AND U ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY EXCLUSIVE OF MOLD FLASH, TIE BAR BURRS, GATE BURRS AND INTERLEAD FLASH, BUT INCLUDING ANY MISMATCH BETWEEN THE TOP AND BOTTOM OF THE PLASTIC BODY.
 7. DIMENSION H DOES NOT INCLUDE DAMBAR
- PROTRUSION OR INTRUSION. THE DAMBAR PROTRUSION(S) SHALL NOT CAUSE THE H DIMENSION TO BE GREATER THAN 0.037 (0.940). THE DAMBAR INTRUSION(S) SHALL NOT CAUSE THE H DIMENSION TO BE SMALLER THAN 0.025 (0.635).

	INC	HES	MILLIM	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.485	0.495	12.32	12.57
В	0.485	0.495	12.32	12.57
С	0.165	0.180	4.20	4.57
Е	0.090	0.110	2.29	2.79
F	0.013	0.019	0.33	0.48
G	0.050	BSC	1.27	BSC
Н	0.026	0.032	0.66	0.81
J	0.020		0.51	
K	0.025		0.64	
R	0.450	0.456	11.43	11.58
J	0.450	0.456	11.43	11.58
٧	0.042	0.048	1.07	1.21
W	0.042	0.048	1.07	1.21
Х	0.042	0.056	1.07	1.42
Υ		0.020		0.50
Z	2 °	10°	2°	10°
G1	0.410	0.430	10.42	10.92
K1	0.040		1.02	





ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

PUBLICATION ORDERING INFORMATION

Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada **Fax**: 303–675–2176 or 800–344–3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

JAPAN: ON Semiconductor, Japan Customer Focus Center 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–0031

Phone: 81–3–5740–2700 Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local

Sales Representative.