



Integrated Device Technology, Inc.

## 512K/256K x 16 CMOS STATIC RAM MODULE

IDT7MP4047  
IDT7MP4046

### FEATURES:

- High-speed 8/4 megabit (pin compatible) CMOS static RAM modules
- Fast access time: 70ns (max.)
- Low power consumption
  - Active: 220mA max.
  - CMOS Standby: 850 $\mu$ A max.
  - Data retention: 450 $\mu$ A max. ( $V_{CC} = 2V$ )
- Surface mounted small outline plastic packages on a 45 pin FR-4 SIP (Single In-line Package)
- Single 5V ( $\pm 10\%$ ) power supply
- Multiple GND pins and decoupling capacitors for maximum noise immunity
- Inputs/outputs directly TTL compatible


### DESCRIPTION:

The IDT7MP4047/4046 is a 512K/256K x 16 CMOS static RAM module constructed on a multilayer epoxy laminate (FR-4) substrate using eight or four 128K x 8 static RAMs in small outline plastic packages and a one-of-four decoder. Availability of two Write Enables and two Output Enables provides byte access and output control flexibility. The IDT7MP4047/4046 is available with access times as fast as 70ns with a maximum operating current of 220mA. For battery backup applications, a very low data retention current is available.

The IDT7MP4047/4046 is packaged in a 45 pin FR-4 SIP (Single In-line Package). This results in a package 4.6 inches in length and less than 0.2 inches in thickness.

All inputs and outputs of the IDT7MP4047/4046 are TTL compatible and operate from a single 5V supply. Full asynchronous circuitry requires no clocks or refresh for operation and provides equal access and cycle times for ease of use.

### FUNCTIONAL BLOCK DIAGRAM



CEMOS is a trademark of Integrated Device Technology, Inc.

COMMERCIAL TEMPERATURE RANGE

©1992 Integrated Device Technology, Inc.


APRIL 1992

DSC-7057/1

1


7-22-1

**PIN CONFIGURATION — 7MP4047**



2754 drw 02

**PIN CONFIGURATION<sup>(1)</sup> — 7MP4046**



2754 drw 03

SIP  
FRONT VIEW

7

**NOTE:**

- For proper operation of the 7MP4046 module, pins 21 and 24 must be tied together.

**PIN NAMES - 7MP4047**

I/O <sub>0</sub> -I/O <sub>15</sub>	Data Inputs/Outputs
A <sub>0</sub> -A <sub>18</sub>	Addresses
CS	Chip Select
WE <sub>0-1</sub>	Write Enables
OE <sub>0-1</sub>	Output Enables
V <sub>cc</sub>	Power
GND	Ground

2754 tbl 03

**PIN NAMES - 7MP4046**

I/O <sub>0</sub> -I/O <sub>15</sub>	Data Inputs/Outputs
A <sub>0</sub> -A <sub>17</sub>	Addresses
CS	Chip Select
WE <sub>0-1</sub>	Write Enables
OE <sub>0-1</sub>	Output Enables
V <sub>cc</sub>	Power
GND	Ground

2754 tbl 04

7-22-2

### ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Symbol	Rating	Commercial	Unit
V <sub>TERM</sub>	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
T <sub>A</sub>	Operating Temperature	0 to +70	°C
T <sub>BIAS</sub>	Temperature Under Bias	-10 to +85	°C
T <sub>STG</sub>	Storage Temperature	-55 to +125	°C
I <sub>OUT</sub>	DC Output Current	50	mA

**NOTE:**

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
V <sub>CC</sub>	Supply Voltage	4.5	5	5.5	V
GND	Supply Voltage	0	0	0	V
V <sub>IH</sub>	Input High Voltage	2.2	—	6	V
V <sub>IL</sub>	Input Low Voltage	-0.5 <sup>(1)</sup>	—	0.8	V

**NOTE:**

1. V<sub>IL</sub> = -3.0V for pulse width less than 20ns.

2754 tbl 05

### RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	V <sub>CC</sub>
Commercial	0°C to +70°C	0V	5.0V ± 10%

2754 tbl 08

### TRUTH TABLE

Mode	$\overline{CS}$	$\overline{WE}$	Output	Power
Standby	H	X	High Z	Standby
Read	L	H	DATAOUT	Active
Write	L	L	High Z	Active

2754 tbl 06

### DC ELECTRICAL CHARACTERISTICS

(V<sub>CC</sub> = 5.0V ± 10%, T<sub>A</sub> = 0°C to +70°C)

Symbol	Parameter	Test Conditions	Min.	7MP4046	7MP4047	Unit
				Max.	Max.	
I <sub>L</sub>	Input Leakage	V <sub>CC</sub> = Max., V <sub>IN</sub> = GND to V <sub>CC</sub>	—	4	8	μA
I <sub>TO</sub>	Output Leakage	V <sub>CC</sub> = Max., $\overline{CS}$ = V <sub>IH</sub> , V <sub>OUT</sub> = GND to V <sub>CC</sub>	—	4	8	μA
V <sub>OL</sub>	Output Low Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 2mA	—	0.4	0.4	V
V <sub>OH</sub>	Output High Voltage	V <sub>CC</sub> = Min., I <sub>OH</sub> = -1mA	2.4	—	—	V
I <sub>CC</sub>	Dynamic Operating Current	V <sub>CC</sub> = Max., $\overline{CS}$ = V <sub>IL</sub> , f = f <sub>MAX</sub> , Output Open	—	220	220	mA
I <sub>SB</sub>	Standby Supply Current (TTL Levels)	$\overline{CS} \geq V_{IH}$ , V <sub>CC</sub> = Max., f = f <sub>MAX</sub> , Output Open	—	12	24	mA
I <sub>SB1</sub>	Full Standby Supply Current (CMOS Levels)	$\overline{CS} \geq V_{HC}$ , V <sub>IN</sub> ≥ V <sub>HC</sub> or ≤ V <sub>LC</sub> , V <sub>CC</sub> = Max., Output Open	—	450	850	μA

2754 tbl 09

### DATA RETENTION CHARACTERISTICS

(T<sub>A</sub> = 0°C to +70°C)

Symbol	Parameter	Test Condition	Min.	7MP4046/4047 Max. @ 2.0V	Unit
V <sub>DR</sub>	V <sub>CC</sub> for Data Retention	—	2.0	—	V
I <sub>CCDR</sub>	Data Retention Current	$\overline{CS} \geq V_{CC} - 0.2V$	—	250/450	μA
t <sub>CDR</sub> <sup>(2)</sup>	Chip Deselect to Data Retention Time	V <sub>IN</sub> ≤ V <sub>CC</sub> - 0.2V	0	—	ns
t <sub>R</sub> <sup>(2)</sup>	Operation Recovery Time	V <sub>IN</sub> ≥ -0.2V	t <sub>RC</sub> <sup>(1)</sup>	—	ns

2754 tbl 10

**NOTES:**

- t<sub>RC</sub> = Read Cycle Time.
- This parameter is guaranteed by design, but not tested.

9-22-3

**AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2

2754 tbl 11




Figure 1. Output Load

2754 drw 04




Figure 2. Output Load  
(for tCLZ, toLZ, tCHZ, toHZ, tow, and twHZ)

2754 drw 05

\*Including scope and jig

**AC ELECTRICAL CHARACTERISTICS**

(VCC = 5.0V ± 10%, TA = 0°C to +70°C)

Symbol	Parameters	7MP4046/4047LxxS								Unit
		-70		-85		-100		-120		
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
<b>READ CYCLE</b>										
tRC	Read Cycle Time	70	—	85	—	100	—	120	—	ns
tAA	Address Access Time	—	70	—	85	—	100	—	120	ns
tACS	Chip Select Access Time	—	70	—	85	—	100	—	120	ns
tOE	Output Enable to Output Valid	—	45	—	48	—	50	—	60	ns
tOHZ <sup>(1)</sup>	Output Disable to Output in High Z	—	30	—	33	—	35	—	40	ns
tOLZ <sup>(1)</sup>	Output Enable to Output in Low Z	0	—	0	—	0	—	0	—	ns
tCLZ <sup>(1)</sup>	Chip Select to Output in Low Z	5	—	5	—	5	—	5	—	ns
tCHZ <sup>(1)</sup>	Chip Deselect to Output in High Z	—	40	—	43	—	45	—	50	ns
tOH	Output Hold from Address Change	10	—	10	—	10	—	10	—	ns
<b>WRITE CYCLE</b>										
tWC	Write Cycle Time	70	—	85	—	100	—	120	—	ns
tWP	Write Pulse Width	55	—	65	—	75	—	90	—	ns
tAS	Address Set-up Time	0	—	2	—	5	—	5	—	ns
tAW	Address Valid to End of Write	65	—	82	—	90	—	100	—	ns
tCW	Chip Selection to End of Write	65	—	80	—	85	—	100	—	ns
tDS	Data Set-up Time	35	—	38	—	40	—	45	—	ns
tDH	Data Hold Time	0	—	0	—	0	—	0	—	ns
tWR	Write Recovery Time	0	—	0	—	0	—	0	—	ns
twHZ <sup>(1)</sup>	Write Enable to Output in High Z	—	30	—	33	—	35	—	40	ns
tow <sup>(1)</sup>	Output Active from End of Write	0	—	0	—	0	—	0	—	ns

**NOTE:**

1. This parameter is guaranteed by design, but not tested.

2754 tbl 12

7

7-22-4

**CAPACITANCE<sup>(1)</sup> - 7MP4047**

(TA = +25°C, f = 1.0MHz)

Symbol	Parameter	Conditions	Typ.	Unit
CIN	Input Capacitance	VIN = 0V	35	pF
CIN(C)	Input Capacitance(CS)	VIN = 0V	8	pF
COU	Output Capacitance	VOUT = 0V	35	pF

NOTE: 2754 tbi 01

1. This parameter is guaranteed by design, but not tested.

**CAPACITANCE<sup>(1)</sup> - 7MP4046**


(TA = +25°C, f = 1.0MHz)

Symbol	Parameter	Conditions	Typ.	Unit
CIN	Input Capacitance	VIN = 0V	30	pF
CIN(C)	Input Capacitance(CS)	VIN = 0V	8	pF
COU	Output Capacitance	VOUT = 0V	20	pF

NOTE: 2754 tbi 02


1. This parameter is guaranteed by design, but not tested.

**TIMING WAVEFORM OF READ CYCLE NO. 1<sup>(1)</sup>**




2754 drw 07

**TIMING WAVEFORM OF READ CYCLE NO. 2<sup>(1, 2, 4)</sup>**



2754 drw 08

**TIMING WAVEFORM OF READ CYCLE NO. 3<sup>(1, 3, 4)</sup>**




2754 drw 09

**NOTES:**

- WE is high for Read Cycle.
- Device is continuously selected, CS = VIL.
- Address valid prior to or coincident with CS transition low.
- OE = VIL.
- Transition is measured ±200mV from steady state. This parameter is guaranteed, but not tested.


7-22-5

**DATA RETENTION WAVEFORM**




2754 drw 08

**TIMING WAVEFORM OF WRITE CYCLE NO. 1 ( $\overline{WE}$  CONTROLLED TIMING)<sup>(1, 2, 3, 7)</sup>**



2754 drw 10

**TIMING WAVEFORM OF WRITE CYCLE NO. 2 ( $\overline{CS}$  CONTROLLED TIMING)<sup>(1, 2, 3, 5)</sup>**



2754 drw 11



**NOTES:**

1.  $\overline{WE}$  or  $\overline{CS}$  must be high during all address transitions.
2. A write occurs during the overlap ( $t_{WP}$ ) of a low  $\overline{CS}$  and a low  $\overline{WE}$ .
3.  $t_{WR}$  is measured from the earlier of  $\overline{CS}$  or  $\overline{WE}$  going High to the end of write cycle.
4. During this period, I/O pins are in the output state and inputs signals must not be applied.
5. If the  $\overline{CS}$  Low transition occurs simultaneously with or after the  $\overline{WE}$  Low transitions, the outputs remain in a high impedance state.
6. Transition is measured  $\pm 200mV$  from steady state with a 5pF load (including scope and jig). This parameter is guaranteed by design, but not tested.
7. If  $\overline{OE}$  is low during a  $\overline{WE}$  controlled write cycle, the write pulse width must be the larger of  $t_{WP}$  or  $(t_{WHZ} + t_{DW})$  to allow the I/O drivers to turn off and data to be placed on the bus for the required  $t_{DW}$ . If  $\overline{OE}$  is high during a  $\overline{WE}$  controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified  $t_{WP}$ .





7-2.2-6

**PACKAGE DIMENSIONS**  
**7MP4046**



2754 drw 12

**7MP4047**



2754 drw 13

7-22-7