Am7949

Subscriber Line Interface Circuit


(Legerity.

DISTINCTIVE CHARACTERISTICS

- Ideal for Fiber-In-The-Loop (FITL) applications
- Low standby power
- -21 V to -58 V battery operation
- On-chip battery switching and feed selection
- On-hook transmission
- Two-wire impedance set by single external impedance

- Programmable constant-current feed
- Current gain = 200
- Programmable loop-detect threshold
- Ground-key detector
- Tip Open state for ground-start lines
- Polarity reversal option
- On-chip ring relay driver and relay snubber circuit

BLOCK DIAGRAM






ORDERING INFORMATION

Standard Products

Legerity standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of the elements below.



| Valid Combinations | | | | | | | |
|--------------------|----------------------|----|--|--|--|--|--|
| Am7949 | -1 -2 -3 -4 | JC | | | | | |

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local Legerity sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on Legerity's standard military—grade products.


Note:

* Functionality of the device from $0^{\circ}C$ to $+70^{\circ}C$ is guaranteed by production testing. Performance from $-40^{\circ}C$ to $+85^{\circ}C$ is guaranteed by characterization and periodic sampling of production units.

Am7949 Data Sheet


CONNECTION DIAGRAMS

Top View



Notes:

- 1. Pin 1 is marked for orientation.
- 2. TP is a thermal conduction pin tied to substrate.
- 3. NC = No Connect



PIN DESCRIPTIONS

| Pin Names | Туре | Description |
|-----------|----------------|---|
| AGND/DGND | Gnd | Analog and Digital ground. |
| AS | Input | Anti-saturation state select. Logic Low enables battery independent feed. Logic High enables battery tracking anti-sat. TTL compatible. |
| A(TIP) | Output | Output of A(TIP) power amplifier. |
| B2EN | Input | VBAT2 Enable. Logic Low enables low power operation from VBAT2. Logic High enable operation from VBAT1. TTL compatible. |
| BGND | Gnd | Battery (power) ground. |
| B(RING) | Output | Output of B(RING) power amplifier. |
| BSW | Battery Switch | Battery Switch. Collector of battery switch. |
| C3–C1 | Input | Decoder. SLIC control pins. C3 is MSB and C1 is LSB. TTL compatible. |
| CAS | Capacitor | Anti-saturation capacitor; pin for capacitor to filter reference voltage when operating in a ti-saturation region. |
| DA | Input | Ring-Trip Negative; negative input to ring-trip comparator. |
| DB | Input | Ring-Trip Positive; positive input to ring-trip comparator. |
| DET | Output | Switchhook detector; a logic Low indicates that selected condition is detected. The detected condition is selected by the logic inputs (C3–C1 and E1). The output is open-collector with a built-in 15 k Ω pull-up resistor. |
| E1 | Input | Ground-Key enable. A logic High selects the off-hook detector. A logic Low selects the ground key. TTL compatible. |
| HPA | Capacitor | High-pass filter capacitor; A(TIP) side of high-pass filter capacitor. |
| HPB | Capacitor | High-pass filter capacitor; B(RING) side of high-pass filter capacitor. |
| NC | | Pin not internally connected. |
| RD | Resistor | Detect resistor. Detector threshold set and filter pin. |
| RDC | Resistor | DC feed resistor. Connection point for the DC feed current programming network, which also connects to the receiver summing node (RSN). The sign of V_{RDC} is negative for normal polarity and positive for reverse polarity. |
| RINGOUT | Output | Ring relay driver; open-collector driver with emitter internally connected to BGND. |
| RSN | Input | Receive summing node; the metallic current (both AC and DC) between A(TIP) and B(RING) is equal to 200 times the current into this pin. The networks that program receive gain, two-wire impedance, and feed resistance all connect to this node. |
| TESTIN | Input | Test relay driver input. |
| TESTOUT | Output | Open collector driver with emitter internally connected to AGND. |
| TP | Thermal | Thermal pin. Connection for heat dissipation. Internally connected to substrate (VBAT Leave as open circuit or connected to VBAT. In both cases, the TP pins can connect t an area of copper on the board to enhance heat dissipation. |
| VBAT1 | Battery | Battery supply and connection to substrate. |
| VBAT2 | Battery | Power supply to output amplifiers. Connect externally to BSW. Connect to off-hook batery through a diode. |
| VCC | Power | +5 V power supply. |
| VEE | Power | −5 V power supply. |
| VTX | Output | Transmit audio; this output is a unity gain version of the A(TIP) and B(RING) metallic voage. VTX also sources the two-wire input impedance programming network. |



ABSOLUTE MAXIMUM RATINGS

Note: Thermal limiting circuitry on chip will shut down the circuit at a junction temperature of about 165°C. The device should never be exposed to this temperature. Operation above 145°C junction temperature may degrade device reliability. See the SLIC Packaging Considerations for more information.

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices

| Ambient temperature |
|---|
| $V_{CC} \dots \dots 4.75 \ V$ to 5.25 V |
| $V_{\mbox{\footnotesize EE}}$ |
| V_{BAT1} |
| V_{BAT2} |
| AGND/DGND |
| BGND with respect to AGND/DGND100 mV to +100 mV |
| Load resistance on VTX to ground 10 $k\Omega$ min |
| |

Operating Ranges define those limits between which device functionality is guaranteed.

^{*} Functionality of the device from 0°C to +70°C is guaranteed by production testing. Performance from -40°C to +85°C is guaranteed by characterization and periodic sampling of production units.



ELECTRICAL CHARACTERISTICS

| Description | Test Conditions (See Note 1) | Min | Тур | Max | Unit | Note |
|--|--|----------------------|--------|----------------|-------|--------------|
| Transmission Performance | | | | | • | |
| 2-wire return loss | 200 Hz to 3.4 kHz (Test Circuit D) | 26 | | | dB | 1, 4, 7 |
| Z _{VTX} , Analog output impedance | | | 3 | 20 | Ω | 4 |
| V _{VTX} , Analog output offset voltage | 0°C to +70°C -40°C to +85°C | -35 -40 | | +35 +40 | mV | - |
| Z _{RSN} , Analog input impedance | | | 1 | 20 | Ω | 4 |
| Overload level, 2-wire and 4-wire | Active state | 2.5 | | | Vpk | 2a |
| Overload level | On-hook, $R_L = 600 \Omega$ | 0.88 | | | Vrms | 2b |
| THD (Total Harmonic Distortion) | +3 dBm, BAT2 = -24 V | | -64 | -50 | | |
| THD, on-hook | 0 dBm, R_L = 600 Ω , BAT1 = -57.5 V | | | -35.5 | dB | 5 |
| Longitudinal Performance (See T | est Circuit D) | | | | • | |
| Longitudinal to metallic L-T, L-4 | 200 Hz to 1 kHz | 52 63 58 54 | | | | |
| | $ \begin{array}{llllllllllllllllllllllllllllllllllll$ | 52 58 54 54 | | | dB | 4 |
| Longitudinal signal generation 4-L | 200 Hz to 800 Hz normal polarity | 42 | | | | |
| Longitudinal current per pin (A or B) | Active or OHT state | 12 | 18 | | mArms | |
| Longitudinal impedance at A or B | 0 to 100 Hz | | | 35 | Ω/pin | |
| Idle Channel Noise | | | | | | |
| C-message weighted noise | $\begin{aligned} R_L &= 300 \ \Omega \ DC & 0^\circ C \ to \ + 70^\circ C \\ R_L &= 300 \ \Omega \ DC & -40^\circ C \ to \ + 85^\circ C \end{aligned}$ | | +7 | +10 +12 | dBrnC | 4 |
| Psophometric weighted noise | $R_L = 300 \Omega$ DC 0°C to +70°C $R_L = 300 \Omega$ DC -40°C to +85°C | | -83 | -80 -78 | dBmp | - |
| Insertion Loss and Balance Retu (2- to 4-Wire, 4- to 2-Wire, and 4- | rn Signal to 4-Wire, See Test Circuits A and B) | | | • | | |
| Gain accuracy over temperature | 0 dBm, 1 kHz 0°C to +70°C -40°C to +85°C | -0.15 -0.20 | 0 0 | +0.15 +0.20 | | 4 |
| Gain accuracy over frequency | 300 to 3400 Hz | -0.10 -0.15 | | +0.10 +0.15 | dB | - |
| Gain tracking | +3 dBm to -55 dBm 0°C to +70°C relative to 0 dBm -40°C to +85°C | -0.10 -0.15 | | +0.10 +0.15 | | - |
| Gain accuracy, OHT state | | -0.5 | | +0.5 | | 4 |
| Group delay | 0 dBm, 1 kHz | _ | | 3 | μs | 1, 4, 7 |

Note:

*P.G. = Performance Grade



ELECTRICAL CHARACTERISTICS (continued)


| Description | Test Conditions (See Note 1) | Min | Тур | Max | Unit | Note |
|--|--|---------------------|----------------------------------|---------------------------------|------|------|
| Line Characteristics | | | | | | |
| I _L , Loop current accuracy | I _L in constant-current region | 0.915I _L | ΙL | 1.085I _L | | |
| I _L , Long loops, Active or OHT state | $R_{LDC} = 600 \Omega$ | 20 | 21.7 | | | |
| I _L , Accuracy, Standby state | $I_{L} = \frac{ V_{BAT} - 3 \text{ V}}{R_{L} + 1800}$ $T_{A} = 25^{\circ}\text{C}$ | 0.7I _L | L | 1.3I _L | mA | |
| | $R_L = 600 \Omega$ | 15 | 17.4 | | | |
| I _L LIM | Active, A and B to GND OHT, A and B to GND | | 50 50 | 80 | | 4 |
| I _L , Loop current, Open Circuit state | $R_L = 0$ | | | 100 | • | |
| I _A , pin A leakage, Tip Open state | $R_L = 0$ | | | 100 | μΑ | |
| I _B , pin B current, Tip Open state | B to GND B to V _{BAT1} + 6 V | | 30 30 | | mA | |
| V _A , Active, ground-start signaling | A to $-48 \text{ V} = 7 \text{ k}\Omega$, B to GND = 100Ω | -7.5 | - 5 | | | 4 |
| V _{AB} , Open Circuit voltage | V _{BAT1} = −51.6 V | 42.8 | | | V | |
| Power Supply Rejection Ratio (V _I | RIPPLE = 100 mVrms), Active Normal State | • | | | | • |
| V _{CC} V _{EE} V _{BAT} | 50 Hz to 3400 Hz 50 Hz to 3400 Hz 50 Hz to 3400 Hz | 33 29 30 | 40 35 50 | | dB | 5 |
| Effective internal resistance | CAS pin to GND | 85 | 170 | 255 | kΩ | 4 |
| Power Dissipation | | | | | | • |
| On-hook, Open Circuit state | AS & B2EN = logic high | | 35 | 70 | | |
| On-hook, Standby state | AS & B2EN = logic high | | 45 | 85 | | |
| On-hook, OHT state | AS & B2EN = logic high | | 120 | 220 | | |
| On-hook, Active state | AS & B2EN = logic high | | 160 | 230 | | |
| Off-hook, Standby state | AS & B2EN = logic low, $R_L = 600 \Omega$ | | 860 | 1100 | mW | |
| Off-hook, OHT state | AS & B2EN = logic low, $R_L = 300 \ \Omega$ | | 500 | 700 | | |
| Off-hook, Active state | AS & B2EN = logic low, $R_L = 300 \ \Omega$ | | 500 | 700 | | |
| Supply Currents, Battery = -58 V | | | | | | |
| I _{CC} , On-hook V _{CC} supply current | Open Circuit state OHT state Standby state Active state, BAT1 = -50 V | | 2.0 5.3 2.3 5.5 | 3.0 7.5 3.5 8.0 | | |
| I _{EE} , On-hook V _{EE} supply current | Open Circuit state OHT state Standby state Active state RAT1 - 50 V | | 0.82 2.0 1.1 | 2.0 3.5 2.0 | mA | |
| I _{BAT} , On-hook V _{BAT} supply current | Active state, BAT1 = -50 V Open Circuit state OHT state Standby state Active state, BAT1 = -50 V | | 2.0 0.45 2.2 0.8 2.8 | 4.0 1.0 4.0 2.0 4.0 | | |




ELECTRICAL CHARACTERISTICS (continued)

| Description | Test Conditions (See Note 1) | Min | Тур | Max | Unit | Note |
|---|---|--------------|-------|--------|---------------------------------------|------|
| RFI Rejection | | | | | <u> </u> | |
| RFI rejection | 100 kHz to 30 MHz (See Figure E) | | | 1.0 | mVrms | 4 |
| Logic Inputs (C3–C1, E1, AS, a | nd B2EN) | ' | • | | | |
| V _{IH} , Input High voltage | C3-C1, E1, AS, B2EN TESTIN, I _{IH} = 300 µA | 2.0 4.5 | | | V | |
| V _{IL} , Input Low voltage | | | | 0.8 | | |
| I _{IH} , Input High current | C3-C1, AS, B2EN | -75 | | 40 | | |
| Input High current | Input E1 | -75 | | 45 | μΑ | |
| I _{IL} , Input Low current | C1, C2, C3, E1, AS B2EN | -400 -600 | | | μι | |
| Logic Output (DET) | • | | | | | |
| V _{OL} , Output Low voltage | I_{OUT} = 0.8 mA, 15 k Ω to V_{CC} | | | 0.40 | ., | |
| V _{OH} , Output High voltage | $I_{OUT} = -0.1$ mA, 15 k Ω to V_{CC} | 2.4 | | | V | |
| Ring-Trip Detector Input (DA, D | PB) | I | 1 | | l l | |
| Bias current | | -500 | -50 | | nA | |
| Offset voltage | Source resistance = $2 M\Omega$ | -50 | 0 | +50 | mV | 6 |
| Ground-Key Detector Threshol | ds | | | | | |
| Ground-key resistive threshold | B to GND | 2 | 5 | 10 | kΩ | |
| Ground-key current threshold | B to GND | | 9 | | mA | |
| Loop Detector | | | • | | | |
| I _T , Loop-detect threshold | $R_D = 35.4 \text{ k}\Omega, I_T = 375/R_D$ | 9.6 | 10.6 | 11.6 | mA | |
| Relay Driver Output (RINGOUT | /TESTOUT) | | | | | |
| V _{OL} , On voltage, (RINGOUT) | I _{OL} = 30 mA | | +0.25 | +0.4 | ., | |
| V _{OL} , On voltage, (TESTOUT) | I _{OL} = 30 mA, V _{TESTINmin} = 4.0 V | | +0.6 | +1.0 V | | |
| I _{OH} , Off leakage | V _{OH} = +5 V | | | 100 | μА | |
| Zener breakover | $I_Z = 100 \ \mu A$ | 6 | 7.2 | | \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ | |
| Zener On voltage | I _Z = 30 mA | | 10 | V | V | |

RELAY DRIVER SCHEMATICS






SWITCHING CHARACTERISTICS


| | | | Temperature | | | | | |
|--------|---|---|----------------|-----|-----|-----|------|------|
| Symbol | Parameter | Test Conditions | Ranges | Min | Тур | Max | Unit | Note |
| | E1 Low to \overline{DET} High (E0 = 1) | | 0°C to +70°C | | | 3.8 | | |
| | | Ground-Key Detect state | -40°C to +85°C | | | 4.0 | | |
| tgkde | | R _L open, R _G connected | | | | | | |
| | E1 Low to \overline{DET} Low (E0 = 1) | (See Figure H) | 0°C to +70°C | | | 1.1 | | |
| | | | –40°C to +85°C | | | 1.6 | | 4 |
| | E1 High to \overline{DET} Low (E0 = 1) | | 0°C to +70°C | | | 1.2 | μs | 4 |
| | | | -40°C to +85°C | | | 1.7 | | |
| tshde | | Switchhook Detect state | | | | | | |
| | E1 High to \overline{DET} High (E0 = 1) | | 0°C to +70°C | | | 3.8 | | |
| | | | –40°C to +85°C | | | 4.0 | | |

SWITCHING WAVEFORMS



Notes:

1. Unless otherwise noted, test conditions are BAT1 = -52 V, BAT2 = -24 V, V_{CC} = +5 V, V_{EE} = -5 V, R_L = 600 Ω , R_{DC1} = R_{DC2} = 10 k Ω , R_D = 35.4 k Ω , no fuse resistors, C_{HP} = 0.33 μ F, C_{DC} = 0.33 μ F, C_{CAS} = 0.33 μ F, D_1 = 1N400x, two-wire AC input impedance is a 600 Ω resistance synthesized by the programming network shown below.



- 2. a. Overload level is defined when THD = 1%.
 - b. Overload level is defined when THD = 1.5%
- 3. Balance return signal is the signal generated at V_{TX} by V_{RX} . This specification assumes the two-wire AC load impedance matches the programmed impedance.
- 4. Not tested in production. This parameter is guaranteed by characterization or correlation to other tests.
- 5. This parameter is tested at 1 kHz in production. Performance at other frequencies is guaranteed by characterization.
- 6. Tested with 0 Ω source impedance. 2 M Ω is specified for system design only.
- 7. Group delay can be greatly reduced by using a Z_T network such as that shown in Note 1 above. The network reduces the group delay to less than 2 µs. The effect of group delay on the linecard performance may also be compensated for by synthesizing complex impedance with the QSLAC™ or DSLAC™ device.



Table 1. SLIC Decoding

| | | | (DET) Output | | |
|-------|----------|--------------------------|---------------|------------|-------------------|
| State | C3 C2 C1 | 2-Wire Status | E1 = 1 | E1 = 0 | Battery Selection |
| 0 | 0 0 0 | Open Circuit | Ring trip | Ring trip | |
| 1 | 0 0 1 | Ringing | Ring trip | Ring trip | B2EN |
| 2 | 0 1 0 | Active | Loop detector | Ground key | DZEN |
| 3 | 0 1 1 | On-hook TX (OHT) | Loop detector | Ground key | |
| 4 | 1 0 0 | Tip Open | Loop detector | Ground key | B2EN = 1** |
| 5 | 1 0 1 | Standby | Loop detector | Ground key | V _{BAT1} |
| 6* | 1 1 0 | Active Polarity Reversal | Loop detector | Ground key | B2EN |
| 7* | 1 1 1 | OHT Polarity Reversal | Loop detector | Ground key | DZEN |

Notes:

Table 2. Battery Switching Decoding

| AS | B2EN | Operation Status | | |
|----|------|--|--|--|
| 0 | 0 | Battery independent anti-sat, off-hook battery | | |
| 1 | 0 | Battery dependent anti-sat, off-hook battery | | |
| 1 | 1 | Battery dependent anti-sat, on-hook battery | | |

Note

BSW and V_{BAT2} are connected together externally.


Table 3. User-Programmable Components

| $Z_{\rm T} = 200(Z_{\rm 2WIN} - 2R_{\rm F})$ | Z_T is connected between the VTX and RSN pins. The fuse resistors are $R_{\textrm{F}}$ and Z_{2WIN} is the desired 2-wire AC input impedance. When computing Z_T , the internal current amplifier pole and any external stray capacitance between VTX and RSN must be taken into account. |
|---|---|
| $Z_{\mathrm{RX}} = \frac{Z_{\mathrm{L}}}{G_{42\mathrm{L}}} \bullet \frac{200 \bullet Z_{\mathrm{T}}}{Z_{\mathrm{T}} + 200(Z_{\mathrm{L}} + 2R_{\mathrm{F}})}$ | Z_{RX} is connected from V_{RX} to $R_{SN}.\ Z_T$ is defined above, and G_{42L} is the desired receive gain. |
| $R_{DC1} + R_{DC2} = \frac{500}{I_{LOOP}}$ | R_{DC1} , R_{DC2} , and C_{DC} form the network connected to the RDC pin. R_{DC1} and R_{DC2} are approximately equal. I_{LOOP} is the desired loop current in the constant-current region. |
| $C_{DC} = 1.5 \text{ ms} \bullet \frac{R_{DC1} + R_{DC2}}{R_{DC1} \bullet R_{DC2}}$ | |
| $R_{\rm D} = \frac{375}{I_{\rm T}}, \qquad CD = \frac{0.5 \text{ ms}}{R_{\rm D}}$ | $\rm R_D$ and $\rm C_D$ form the network connected from RD to –5 V and $\rm I_T$ is the threshold current between on-hook and off-hook. |
| $C_{CAS} = \frac{1}{3.4 \cdot 10^5 \pi f_c}$ | C_{CAS} is the regulator filter capacitor and f_{c} is the desired filter cut-off frequency. |

^{*} Only -1 performance grade devices support polarity reversal.

^{**} For correct ground-start operation using Tip Open, V_{BAT1} on-hook battery must be used.

DC FEED CHARACTERISTICS



 $R_{DC} = 20 \text{ k}\Omega$

Notes:

1. Constant-current region:
$$I_{L} = \frac{500}{R_{DC}}$$

2. Anti-sat turn-on point: $V_{AB} = 12.5 \text{ V}$, Low-Battery Anti-sat

$$V_{AB} = 1.01 \left| V_{BAT} \right| - 7.51 - \frac{500}{60}$$
, High-Battery Anti-sat, $\left| V_{BAT} \right| < 50.1 \text{ V}$

$$V_{AB} = 0.338 \left| V_{BAT} \right| + 26.0 - \frac{500}{60}$$
 , High-Battery Anti-sat, $\left| V_{BAT} \right| > 50.1 \ V_{BAT}$

3. Open Circuit voltage: $V_{AB} = 16.7 \text{ V}$, Low-Battery Anti-sat

$$V_{AB} = 1.01 |V_{BAT}| - 7.51$$
 , High-Battery Anti-sat, $|V_{BAT}| < 50.1 \text{ V}$

$$m V_{AB} = 0.338 \left| V_{BAT} \right| + 26.0$$
 , High-Battery Anti-sat, $\left| V_{BAT} \right| > 50.1 \ V_{BAT}$

4. Anti-sat region, Low battery state: $V_{AB} = 16.7 - I_L \frac{R_{DC}}{120}$

5. Anti-sat region, High battery state: $V_{AB} = 1.01 \left| V_{BAT} \right| - 7.51 - I_L \left| \frac{R_{DC}}{60} \right|, \left| V_{BAT} \right| < 50.1 \text{ V}$

$$V_{AB} = 0.338 |V_{BAT}| + 26.0 - I_L \frac{R_{DC}}{60}, |V_{BAT}| > 50.1 \text{ V}$$


6. Loop resistance at transition between High and Low battery states.

7. DC feed characteristic through High/Low battery transitions, High/Low battery states controlled by on/off-hook states.


a. V_A-V_B (V_{AB}) Voltage vs. Loop Current (Typical)



12



b. Loop Current vs. Load Resistance (Typical)



Feed current programmed by R_{DC1} and R_{DC2}


c. Feed Programming

Figure 1. DC Feed Characteristics

Am7949 Data Sheet




TEST CIRCUITS



A. Two- to Four-Wire Insertion Loss

B. Four- to Two-Wire Insertion Loss and Balance Return Signal



Note:

 Z_D is the desired impedance (e.g., the characteristic impedance of the line).


 $R_L = -20 \log (2 V_M / V_S)$

C. Longitudinal Balance

D. Two-Wire Return Loss Test Circuit




TEST CIRCUITS (continued)



E. Loop-Detector Switching

F. Ground-Key Switching




G. RFI Test Circuit

Am7949 Data Sheet

14

TEST CIRCUITS (continued)




H. Am7949 Test Circuit



PHYSICAL DIMENSIONS

PL032



REVISION SUMMARY

Revision A to Revision B

- Minor changes were made to the data sheet style and format to conform to Legerity standards.
- Electrical Characteristics—Under Longitudinal Performance, the specifications for Longitudinal to Metallic moved from the Typ column to the Min column.
- Electrical Characteristics—Under Line Characteristics (the last row) in the Test Conditions column, V BAT1 = 50
 V changed to V BAT1 = 51.6 V.
- SLIC Decoding Table—Added B2EN reference to the Battery Selection column and its corresponding note to the notes section.
- DC Feed Characteristics—Added new equations and revised existing ones.

Revision B to Revision C

- Minor changes were made to the data sheet style and format to conform to Legerity standards.
- In Pin Description table, inserted/changed TP pin description to: "Thermal pin. Connection for heat dissipation.
 Internally connected to substrate (VBAT). Leave as open circuit or connected to VBAT. In both cases, the TP pins can connect to an area of copper on the board to enhance heat dissipation."

Revision C to Revision D

- The physical dimensions (PL032) were added to the Physical Dimensions section.
- Deleted the Ceramic DIP and Plastic DIP packages and references to them.
- · Updated the Pin Description table to correct inconsistencies.

| 100 | | |
|--------|---|-----|
| (Leger | i | ty. |

Notes:

www.legerity.com

| egerity provides silicon solutions that enhance the performance, speeds time-to-market, and lowers the system |
|--|
| ost of our customers' products. By combining process, design, systems architecture, and a complete set of oftware and hardware support tools with unparalleled factory and worldwide field applications support, Legerity insures its customers enjoy a smoother design experience. It is this commitment to our customers that places egerity in a class by itself. |
| |
| |
| |

| The contents of this document are provided in connection with Legerity, Inc. products. Legerity makes no representations or warranties with respect to the accuracy or completeness of the contents of this publication and reserves the right to make changes to specifications and product descriptions at any time without notice. No license, whether express, implied, arising by estoppel or otherwise, to any intellectual property rights is granted by this publication. Except as set forth in Legerity's Standard Terms and Conditions of Sale, Legerity assumes no liability whatsoever, and disclaims any express or implied warranty, relating to its products including, but not limited to, the implied warranty of merchantability, fitness for a particular purpose, or infringement of any intellectual property right. |
|--|
| Legerity's products are not designed, intended, authorized or warranted for use as components in systems intended for surgical implant into the body, or in other applications intended to support or sustain life, or in any other application in which the failure of Legerity's product could create a situation where personal injury, death, or severe property or environmental damage may occur. Legerity reserves the right to discontinue or make changes to its products at any time without notice. |
| © 1999 Legerity, Inc. All rights reserved. |
| |
| |
| |
| |
| |

Trademarks

Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies.



P.O. Box 18200 Austin, Texas 78760-8200

Telephone: (512) 228-5400

Fax: (512) 228-5510

North America Toll Free: (800) 432-4009

To contact the Legerity Sales Office nearest you, or to download or order product literature, visit our website at www.legerity.com.

To order literature in North America, call: (800) 572-4859

or email:

americalit@legerity.com

To order literature in Europe or Asia, call: 44-0-1179-341607

or email:

Europe — eurolit@legerity.com Asia — asialit@legerity.com