


Am7949

Subscriber Line Interface Circuit

DISTINCTIVE CHARACTERISTICS

- Ideal for Fiber-In-The-Loop (FITL) applications
- Low standby power
- -21 V to -58 V battery operation
- On-chip battery switching and feed selection
- On-hook transmission
- Two-wire impedance set by single external impedance
- Programmable constant-current feed
- Current gain = 200
- Programmable loop-detect threshold
- Ground-key detector
- Tip Open state for ground-start lines
- Polarity reversal option
- On-chip ring relay driver and relay snubber circuit


BLOCK DIAGRAM



ORDERING INFORMATION

Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of the elements below.



Va	7949			
	-1	JC		
Am7949	-2 -3	PC		
	-4	DC		

Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

Note:


^{*} Functionality of the device from 0°C to +70°C is guaranteed by production testing. Performance from -40°C to +85°C is guaranteed by characterization and periodic sampling of production units.

CONNECTION DIAGRAMS

Top View



28-Pin Plastic or Ceramic DIP



Notes:

- 1. Pin 1 is marked for orientation.
- 2. TP is a thermal conduction pin tied to substrate.
- 3. NC = No Connect

PIN DESCRIPTIONS

Pin Names	Туре	Description					
AGND/DGND	Gnd	Analog and Digital ground.					
AS	Input	Anti-saturation state select. Logic Low enables battery independent feed. Logic High enables battery tracking anti-sat. TTL compatible.					
A(TIP)	Output	Output of A(TIP) power amplifier.					
B2EN	Input	VBAT2 Enable. Logic Low enables low power operation from VBAT2. Logic High enables operation from VBAT1. TTL compatible.					
BGND	Gnd	Battery (power) ground.					
B(RING)	Output	Output of B(RING) power amplifier.					
BSW	Battery Switch	Collector of battery switch.					
C3-C1	Inputs	Decoder. SLIC control pins. C3 is MSB and C1 is LSB. TTL compatible.					
CAS	Capacitor	Anti-saturation capacitor; Pin for capacitor to filter reference voltage when operating in anti-saturation region.					
DA	Input	Ring-Trip Negative; Negative input to ring-trip comparator.					
DB	Input	Ring-Trip Positive; Positive input to ring-trip comparator.					
DET	Output	Switchhook Detector; A logic Low indicates that selected condition is detected. The detect condition is selected by the logic inputs (C3–C1, E1). The output is open-collector with a built-in 15 k Ω pull-up resistor.					
E1	Input	Ground-key enable. A logic High selects the off-hook detector. A logic Low selects the ground key. TTL compatible.					
HPA	Capacitor	High-pass filter capacitor; A(TIP) side of high-pass filter capacitor.					
НРВ	Capacitor	High-pass filter capacitor; B(RING) side of high-pass filter capacitor.					
NC	_	Pin not internally connected.					
RD	Resistor	Detect resistor; Detector threshold set and filter pin.					
RDC	Resistor	DC feed resistor. Connection point for the DC feed current programming network, which also connects to the receiver summing node (RSN). The sign of V _{RDC} is negative for normal polarity and positive for reverse polarity.					
RINGOUT	Output	Ring relay driver; open-collector driver, emitter internally connected to BGND.					
RSN	Input	Receive summing node; The metallic current (both AC and DC) between A(TIP) and B(RING) = 200 times the current into this pin. The networks that program receive gain, two-wire impedance, and feed resistance all connect to this node.					
TESTIN	Input	Test relay driver input.					
TESTOUT	Output	Open collector driver with emitter internally connected to AGND.					
TP	Thermal	Thermal pin. Connection for heat dissipation. Internally connected to substrate (VBAT). Leave as open circuit or connected to VBAT. In both cases, the TP pins can connect to an area of copper on the board to enhance heat dissipation					
VBAT1	Battery	Battery supply and connection to substrate.					
VBAT2	Battery	Power supply to output amplifiers. Connect externally to BSW. Connect to off-hook battery through a diode.					
VCC	Power	+5 V power supply.					
VEE	Power	−5 V power supply.					
VTX	Output	Transmit Audio; Unity gain version of the A(TIP) and B(RING) metallic voltage. VTX also sources the two-wire input impedance programming network.					

ABSOLUTE MAXIMUM RATINGS

Storage temperature55°C to +150°C
V _{CC} with respect to AGND/DGND –0.4 V to +7.0 V
V_{EE} with respect to AGND/DGND +0.4 V to -7.0 V
V_{BAT2} with respect to V_{BAT1} V_{BAT1} to GND
V _{BAT1} with respect to AGND/DGND:
Continuous +0.4 V to -70 V
10 ms +0.4 V to -75 V
BGND with respect to AGND/DGND +3 V to –3 V
A(TIP) or B(RING) to BGND:
Continuous
10 ms (f = 0.1 Hz)
1 μ s (f = 0.1 Hz)
250 ns (f = 0.1 Hz)90 V to +12 V
Current from A(TIP) or B(RING)±150 mA
RINGOUT current50 mA
RINGOUT voltage BGND to +7 V
RINGOUT transient BGND to +10 V
DA and DB inputs
Voltage on ring-trip inputs V _{BAT} to 0 V
Current into ring-trip inputs ±10 mA
C3-C1, E1, AS, B2EN
Input voltage0.4 V to V _{CC} + 0.4 V
Maximum power dissipation, continuous,
T _A = 85°C, No heat sink (See note):
In 32-pin PLCC package
In 28-pin ceramic DIP package 2.07 W
In 28-pin plastic DIP package 1.13 W
Thermal Data θ_{JA}
In 32-pin PLCC package
In 28-pin ceramic DIP package30°C/W typ In 28-pin plastic DIP package53°C/W typ
in 20-pin plastic DIF package

Note: Thermal limiting circuitry on chip will shut down the circuit at a junction temperature of about 165°C. The device should never be exposed to this temperature. Operation above 145°C junction temperature may degrade device reliability. See the SLIC Packaging Considerations for more information.

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices

Ambient temperature 0 $^{\circ}$ C to +70 $^{\circ}$ C*
$V_{CC} \cdot $
$V_{\mbox{\footnotesize EE}}$
V_{BAT1}
V_{BAT2}
AGND/DGND
BGND with respect to AGND/DGND100 mV to +100 mV
Load resistance on VTX to ground 10 $k\Omega$ min

Operating Ranges define those limits between which device functionality is guaranteed.

^{*} Functionality of the device from 0°C to +70°C is guaranteed by production testing. Performance from -40°C to +85°C is guaranteed by characterization and periodic sampling of production units.

ELECTRICAL CHARACTERISTICS

Description	Test Conditions (See Note 1)	Min	Тур	Max	Unit	Note
Transmission Performance						
2-wire return loss	200 Hz to 3.4 kHz (Test Circuit D)	26			dB	1, 4, 7
Z _{VTX} , Analog output impedance			3	20	Ω	4
V _{VTX} , Analog output offset voltage	0°C to +70°C -40°C to +85°C	-35 -40		+35 +40	mV	<u> </u>
Z _{RSN} , Analog input impedance			1	20	Ω	4
Overload level, 2-wire and 4-wire	Active state	2.5			Vpk	2a
Overload level	On-hook, $R_L = 600 \Omega$	0.88			Vrms	2b
THD (Total Harmonic Distortion)	+3 dBm, BAT2 = -24 V		-64	-50		
THD, on-hook	0 dBm, R_L = 600 Ω , BAT1 = -57.5 V			-35.5	dB	5 —
Longitudinal Performance (See 1	Test Circuit D)					
Longitudinal to metallic L-T, L-4	200 Hz to 1 kHz	52 63 58 54				
	1 kHz to 3.4 kHz	52 58 54 54			dB	
Longitudinal signal generation 4-L	200 Hz to 800 Hz normal polarity	42				
Longitudinal current per pin (A or B)	Active or OHT state	12	18		mArms	
Longitudinal impedance at A or B	0 to 100 Hz			35	Ω/pin	
Idle Channel Noise						
C-message weighted noise	R_L = 300 Ω DC 0°C to +70°C R_L = 300 Ω DC -40°C to +85°C		+7	+10 +12	dBrnC	
Psophometric weighted noise	$R_L = 300 \Omega DC$ 0°C to +70°C $R_L = 300 \Omega DC$ -40°C to +85°C		-83	-80 -78	dBmp	<u> </u>
Insertion Loss and Balance Retu (2- to 4-Wire, 4- to 2-Wire, and 4-	rn Signal to 4-Wire, See Test Circuits A and B)				•	
Gain accuracy over temperature	0 dBm, 1 kHz 0°C to +70°C -40°C to +85°C	-0.15 -0.20	0 0	+0.15 +0.20		<u> </u>
Gain accuracy over frequency	300 to 3400 Hz	-0.10 -0.15		+0.10 +0.15	dB	
Gain tracking	+3 dBm to -55 dBm 0°C to +70°C relative to 0 dBm -40°C to +85°C	-0.10 -0.15		+0.10 +0.15		- 4
Gain accuracy, OHT state		-0.5		+0.5		4
Group delay	0 dBm, 1 kHz			3	μs	1, 4, 7

Note:

*P.G. = Performance Grade


ELECTRICAL CHARACTERISTICS (continued)


Description	Test Conditions (See Note 1)	Min	Тур	Max	Unit	Note
Line Characteristics						•
I _L , Loop current accuracy	I _L in constant-current region	0.915I _L	ΙL	1.085I _L		
I _L , Long loops, Active or OHT state	R _{LDC} = 600 Ω	20	21.7			
I _L , Accuracy, Standby state	$I_{L} = \frac{\left V_{BAT}\right - 3 \text{ V}}{R_{L} + 1800}$ $T_{A} = 25^{\circ}C$	0.7I _L	ΙL	1.3I _L	mA	
	$R_L = 600 \Omega$	15	17.4			
I _L LIM	Active, A and B to GND OHT, A and B to GND		50 50	80		4
I _L , Loop current, Open Circuit state	$R_L = 0$			100	^	
I _A , pin A leakage, Tip Open state	R _L = 0			100	μA	
I _B , pin B current, Tip Open state	B to GND B to V _{BAT1} + 6 V		30 30		mA	
V _A , Active, ground-start signaling	A to $-48 \text{ V} = 7 \text{ k}\Omega$, B to GND = 100Ω	-7.5	– 5			4
V _{AB} , Open Circuit voltage	V _{BAT1} = −51.6 V	42.8			V	
Power Supply Rejection Ratio (V	RIPPLE = 100 mVrms), Active Normal State	· ·		•		•
V _{CC} V _{EE} V _{BAT}	50 Hz to 3400 Hz 50 Hz to 3400 Hz 50 Hz to 3400 Hz	33 29 30	40 35 50		dB	5
Effective internal resistance	CAS pin to GND	85	170	255	kΩ	4
Power Dissipation						•
On-hook, Open Circuit state	AS & B2EN = logic high		35	70		
On-hook, Standby state	AS & B2EN = logic high		45	85		
On-hook, OHT state	AS & B2EN = logic high		120	220		
On-hook, Active state	AS & B2EN = logic high		160	230		
Off-hook, Standby state	AS & B2EN = logic low, R _L = 600 Ω		860	1100	mW	
Off-hook, OHT state	AS & B2EN = logic low, $R_L = 300 \ \Omega$		500	700		
Off-hook, Active state	AS & B2EN = logic low, $R_L = 300 \ \Omega$		500	700		
Supply Currents, Battery = -58 V			· ·			
I _{CC} , On-hook V _{CC} supply current	Open Circuit state OHT state Standby state Active state, BAT1 = -50 V		2.0 5.3 2.3 5.5	3.0 7.5 3.5 8.0		
I _{EE} , On-hook V _{EE} supply current	Open Circuit state OHT state Standby state Active state, BAT1 = -50 V		0.82 2.0 1.1 2.0	2.0 3.5 2.0 4.0	mA	
I _{BAT} , On-hook V _{BAT} supply current	Open Circuit state OHT state Standby state Active state, BAT1 = -50 V		0.45 2.2 0.8 2.8	1.0 4.0 2.0 4.0		

ELECTRICAL CHARACTERISTICS (continued)

Description	Test Conditions (See Note 1)	Min	Тур	Max	Unit	Note
RFI Rejection	•	•				
RFI rejection	100 kHz to 30 MHz (See Figure E)			1.0	mVrms	4
Logic Inputs (C3–C1, E1, AS, ar	nd B2EN)	•				
V _{IH} , Input High voltage	C3–C1, E1, AS, B2EN TESTIN, I _{IH} = 300 μA	2.0 4.5			\ \ \	
V _{IL} , Input Low voltage				0.8	1	
I _{IH} , Input High current	C3-C1, AS, B2EN	-75		40		
Input High current	Input E1	-75		45	μΑ	
I _{IL} , Input Low current	C1, C2, C3, E1, AS B2EN	-400 -600] m,	
Logic Output (DET)	•	•				
V _{OL} , Output Low voltage	I_{OUT} = 0.8 mA, 15 k Ω to V_{CC}			0.40	\ \ \ \ \	
V _{OH} , Output High voltage	I_{OUT} = -0.1 mA, 15 k Ω to V_{CC}	2.4			\	
Ring-Trip Detector Input (DA, D	B)					
Bias current		-500	-50		nA	
Offset voltage	Source resistance = $2 M\Omega$	-50	0	+50	mV	6
Ground-Key Detector Threshold	ds					
Ground-key resistive threshold	B to GND	2	5	10	kΩ	
Ground-key current threshold	B to GND		9		mA	
Loop Detector						
I _T , Loop-detect threshold	$R_D = 35.4 \text{ k}\Omega, I_T = 375/R_D$	9.6	10.6	11.6	mA	
Relay Driver Output (RINGOUT	TESTOUT)	•				
V _{OL} , On voltage, (RINGOUT)	I _{OL} = 30 mA		+0.25	+0.4		
V _{OL} , On voltage, (TESTOUT)	I _{OL} = 30 mA, V _{TESTINmin} = 4.0 V		+0.6	+1.0	\ \ \ \	
I _{OH} , Off leakage	V _{OH} = +5 V			100	μА	
Zener breakover	I _Z = 100 μA	6	7.2	.,		
Zener On voltage	I _Z = 30 mA		10	V	\ \ \	

RELAY DRIVER SCHEMATICS






SWITCHING CHARACTERISTICS


Symbol	Parameter	Test Conditions	Temperature Ranges	Min	Тур	Max	Unit	Note
	E1 Low to \overline{DET} High (E0 = 1)		0°C to +70°C			3.8		
		Ground-Key Detect state	-40°C to +85°C			4.0		
tgkde		R _L open, R _G connected						
	E1 Low to \overline{DET} Low (E0 = 1)	(See Figure H)	0°C to +70°C			1.1		
			–40°C to +85°C			1.6		4
	E1 High to \overline{DET} Low (E0 = 1)		0°C to +70°C			1.2	μs	+
			-40°C to +85°C			1.7		
tshde		Switchhook Detect state						
	E1 High to \overline{DET} High (E0 = 1)		0°C to +70°C			3.8		
			-40°C to +85°C			4.0		

SWITCHING WAVEFORMS



Notes:

1. Unless otherwise noted, test conditions are BAT1 = -52 V, BAT2 = -24 V, V_{CC} = +5 V, V_{EE} = -5 V, R_L = 600 Ω , R_{DC1} = R_{DC2} = 10 k Ω , R_D = 35.4 k Ω , no fuse resistors, C_{HP} = 0.33 μ F, C_{DC} = 0.33 μ F, C_{CAS} = 0.33 μ F, D_1 = 1N400x, two-wire AC input impedance is a 600 Ω resistance synthesized by the programming network shown below.



- 2. a. Overload level is defined when THD = 1%.
 - b. Overload level is defined when THD = 1.5%
- Balance return signal is the signal generated at V_{TX} by V_{RX}. This specification assumes the two-wire AC load impedance matches the programmed impedance.
- 4. Not tested in production. This parameter is guaranteed by characterization or correlation to other tests.
- 5. This parameter is tested at 1 kHz in production. Performance at other frequencies is guaranteed by characterization.
- 6. Tested with 0Ω source impedance. $2 M\Omega$ is specified for system design only.
- 7. Group delay can be greatly reduced by using a Z_T network such as that shown in Note 1 above. The network reduces the group delay to less than 2 μs. The effect of group delay on the linecard performance may also be compensated for by synthesizing complex impedance with the QSLAC™ or DSLAC™ device.

Table 1. SLIC Decoding

			(DET)	Output	
State	C3 C2 C1	2-Wire Status	E1 = 1	E1 = 0	Battery Selection
0	0 0 0	Open Circuit	Ring trip	Ring trip	
1	0 0 1	Ringing	Ring trip	Ring trip	B2EN
2	0 1 0	Active	Loop detector	Ground key	DZEN
3	0 1 1	On-hook TX (OHT)	Loop detector	Ground key	
4	1 0 0	Tip Open	Loop detector	Ground key	B2EN = 1**
5	1 0 1	Standby	Loop detector	Ground key	V _{BAT1}
6*	1 1 0	Active Polarity Reversal	Loop detector	Ground key	B2EN
7*	1 1 1	OHT Polarity Reversal	Loop detector	Ground key	DZEN

Notes:

Table 2. Battery Switching Decoding

AS	B2EN	Operation Status
0	0	Battery independent anti-sat, off-hook battery
1	0	Battery dependent anti-sat, off-hook battery
1	1	Battery dependent anti-sat, on-hook battery

Note:

BSW and V_{BAT2} are connected together externally.


Table 3. User-Programmable Components

$Z_{\rm T} = 200(Z_{\rm 2WIN} - 2R_{\rm F})$	Z_T is connected between the VTX and RSN pins. The fuse resistors are $R_{\rm F}$ and $Z_{\rm 2WIN}$ is the desired 2-wire AC input impedance. When computing Z_T , the internal current amplifier pole and any external stray capacitance between VTX and RSN must be taken into account.
$Z_{\rm RX} = \frac{Z_{\rm L}}{G_{42L}} \bullet \frac{200 \bullet Z_{\rm T}}{Z_{\rm T} + 200(Z_{\rm L} + 2R_{\rm F})}$	Z_{RX} is connected from V_{RX} to $R_{SN}.\ Z_T$ is defined above, and G_{42L} is the desired receive gain.
$R_{DC1} + R_{DC2} = \frac{500}{I_{LOOP}}$	R_{DC1} , R_{DC2} , and C_{DC} form the network connected to the RDC pin. R_{DC1} and R_{DC2} are approximately equal. I_{LOOP} is the desired loop current in the constant-current region.
$C_{DC} = 1.5 \text{ ms} \bullet \frac{R_{DC1} + R_{DC2}}{R_{DC1} \bullet R_{DC2}}$	
$R_{\rm D} = \frac{375}{I_{\rm T}}, CD = \frac{0.5 \text{ ms}}{R_{\rm D}}$	R_D and C_D form the network connected from RD to -5 V and I_T is the threshold current between on-hook and off-hook.
$C_{CAS} = \frac{1}{3.4 \cdot 10^5 \pi f_c}$	C_{CAS} is the regulator filter capacitor and f_{c} is the desired filter cut-off frequency.

^{*} Only -1 performance grade devices support polarity reversal.

^{**} For correct ground-start operation using Tip Open, V_{BAT1} on-hook battery must be used.

DC FEED CHARACTERISTICS



 $R_{DC} = 20 \text{ k}\Omega$

Notes:

1. Constant-current region: $I_{L} = \frac{500}{R_{DC}}$

2. Anti-sat turn-on point: $V_{AB} = 12.5 \text{ V}$, Low-Battery Anti-sat

$$V_{AB} = 1.01 \left| V_{BAT} \right| - 7.51 - \frac{500}{60}$$
 , High-Battery Anti-sat, $\left| V_{BAT} \right| < 50.1 \text{ V}$

 $V_{AB} = 0.338 \left| V_{BAT} \right| + 26.0 - \frac{500}{60}$, High-Battery Anti-sat, $\left| V_{BAT} \right| > 50.1 \ V_{BAT}$

3. Open Circuit voltage: $V_{AB} = 16.7 \text{ V}$, Low-Battery Anti-sat

$$V_{AB} = 1.01 \left| V_{BAT} \right| -7.51$$
 , High-Battery Anti-sat, $\left| V_{BAT} \right| < 50.1~V$

$$m V_{AB} = 0.338 \left| V_{BAT} \right| + 26.0$$
 , High-Battery Anti-sat, $\left| V_{BAT} \right| > 50.1 \ V$

4. Anti-sat region, Low battery state: $V_{AB} = 16.7 - I_L \frac{R_{DC}}{120}$


5. Anti-sat region, High battery state: $V_{AB} = 1.01 \left| V_{BAT} \right| - 7.51 - I_L \left| \frac{R_{DC}}{60} \right|$, $\left| V_{BAT} \right| < 50.1 \text{ V}$

$$V_{AB} = 0.338 |V_{BAT}| + 26.0 - I_L \frac{R_{DC}}{60}, |V_{BAT}| > 50.1 \text{ V}$$

6. Loop resistance at transition between High and Low battery states.


7. DC feed characteristic through High/Low battery transitions, High/Low battery states controlled by on/off-hook states.

a. V_A-V_B (V_{AB}) Voltage vs. Loop Current (Typical)



 R_{DC} = 20 k Ω V_{BAT} : High = 51.3 V Low = 24 V

b. Loop Current vs. Load Resistance (Typical)




Feed current programmed by R_{DC1} and R_{DC2}

c. Feed Programming


Figure 1. DC Feed Characteristics

TEST CIRCUITS



A. Two- to Four-Wire Insertion Loss

B. Four- to Two-Wire Insertion Loss and Balance Return Signal





C. Longitudinal Balance

D. Two-Wire Return Loss Test Circuit

impedance of the line). $R_L = -20 \log (2 V_M / V_S)$


TEST CIRCUITS (continued)






E. Loop-Detector Switching

F. Ground-Key Switching



G. RFI Test Circuit

TEST CIRCUITS (continued)



H. Am7949 Test Circuit

REVISION SUMMARY

Revision A to Revision B

- Minor changes were made to the data sheet style and format to conform to AMD standards.
- Electrical Characteristics—Under Longitudinal Performance, the specifications for Longitudinal to Metallic moved from the Typ column to the Min column.
- Electrical Characteristics—Under Line Characteristics (the last row) in the Test Conditions column, V_{BAT1} = 50 V changed to V_{BAT1} = 51.6 V.
- SLIC Decoding Table—Added B2EN reference to the Battery Selection column and its corresponding note to the notes section.
- DC Feed Characteristics—Added new equations and revised existing ones.

Revision B to Revision C

- Minor changes were made to the data sheet style and format to conform to AMD standards.
- In Pin Description table, inserted/changed TP pin description to: "Thermal pin. Connection for heat dissipation. Internally connected to substrate (VBAT). Leave as open circuit or connected to VBAT. In both cases, the TP pins can connect to an area of copper on the board to enhance heat dissipation."

Trademarks

Copyright © 1998 Advanced Micro Devices, All rights reserved.

AMD, the AMD logo and combinations thereof are trademarks of Advanced Micro Devices, Inc.

DSLAC and QSLAC are trademarks of Advanced Micro Devices, Inc.

Product names used in this publication are for identification purposes only and may be trademarks of their respective companies.



PRELIMINARY

T-49-17-15

Count Registers

Each of the three timers has a 16-bit count register. The contents of this register may be read or written by the processor at any time. If the register is written into while the timer is counting, the new value will take effect in the current count cycle.

The count registers should be programmed before attempting to use the timers, since they are not automatically initialized to zero.

Max Count Registers

Timers 0 and 1 have two MAX COUNT registers, while Timer 2 has a single MAX COUNT register. These contain the number of events the timer will count. In timers 0 and 1, the MAX COUNT register used can alternate between the two MAX COUNT values whenever the current maximum count is reached. A timer resets when the timer count register equals the MAX COUNT value being used. If the timer count register or the MAX COUNT register is changed so that the MAX COUNT is less than the timer count the timer does not immediately reset. Instead, the timer counts up to 0FFFFH, "wraps around" to zero, counts up to the MAX COUNT value, and then resets.

Timers and Reset

Upon RESET, the Timers will perform the following actions:

- All EN (Enable) bits are reset preventing timer counting.
- For Timers 0 and 1, the RIU bits are reset to zero and the ALT bits are set to one. This results in the Timer Out pins going High.
- The contents of the count registers are indeterminate.

INTERRUPT CONTROLLER

The 80C186 can receive interrupts from a number of sources, both internal and external. The internal interrupt controller serves to merge these requests on a priority basis, for individual service by the CPU.

Internal interrupt sources (Timers and DMA channels) can be disabled by their own control registers or by mask bits within the interrupt controller. The 80C186 interrupt controller has its own control register that sets the mode of operation for the controller.

The interrupt controller will resolve priority among requests that are pending simultaneously. Nesting is provided so interrupt service routines for lower priority interrupts may themselves be interrupted by higher priority interrupts. A block diagram of the interrupt controller is shown in Figure 19.

The 80C186 has a special slave mode in which the internal interrupt controller acts as a slave to an external master. The controller is programmed into this mode by setting bit 14 in the peripheral control block relocation register (see Slave Mode section).

MASTER MODE OPERATION

Interrupt Controller External Interface

Five pins are provided for external interrupt sources. One of these pins is NMI, the non-maskable interrupt. NMI is generally used for unusual events such as power-fall interrupts. The other four pins may be configured in any of the following ways:

- As four interrupt lines with internally generated interrupt vectors.
- As an interrupt line and interrupt acknowledge line pair (cascade mode) with externally generated interrupt vectors plus two interrupt input lines with internally generated vectors.
- As two pairs of interrupt/interrupt acknowledge lines (cascade mode) with externally generated interrupt vectors.

External sources in the cascade mode use externally generated interrupt vectors. When an interrupt is acknowledged, two INTA cycles are initiated and the vector is read into the 80C 186 on the second cycle. The capability to interface to external 82C59A programmable interrupt controllers is provided when the inputs are configured in cascade mode.

Interrupt Controller Modes of Operation

The basic modes of operation of the interrupt controller in master mode are similar to the 82C59A. The interupt controller responds identically to internal interrupts in all three modes; the difference is only in the interpretation of function of the four external interrupt pins. The interrupt controller is set into one of these three modes by programming the correct bits in the INTO and INT1 control registers. The modes of interrupt controller operation are as follows:

Fully Nested Mode

When in the fully nested mode four pins are used as direct interrupt requests as in Figure 20. The vectors for these four inputs are generated internally. An in-service bit is provided for every interrupt source. If a lower-priority device requests an interrupt while the in-service bit (IS) is set, no interrupt will be generated by the interrupt controller. In addition, if another interrupt request occurs from the same interrupt source while the in-service bit is set, no interrupt will be generated by the interrupt controller. This allows interrupt service routines to operate




Figure 19. Interrupt Controller Block Diagram


13087D-020

Master Mode Features

Programmable Priority

The user can program the interrupt sources into any of eight different priority levels. The programming is done by placing a 3-bit priority level (0–7) in the control register of each interrupt source. (A source with a priority level of 4 has higher priority over all priority levels from 5 to 7. Priority registers containing values lower than 4 have greater priority.) All interrupt sources have preprogrammed default priority levels (see Table 3).

If two requests with the same programmed priority level are pending at once, the priority ordering scheme shown in Table 3 is used. If the serviced interrupt routine reenables interrupts, it allows other interrupt requests to be serviced.



13087D-021

Figure 20. Fully Nested (Direct) Mode Interrupt Controller Connections

SWITCHING CHARACTERISTICS (continued)

Ready, Peripheral, and Queue Status Timings


Ta = 0°C to +70°C, $V\infty = 5 \text{ V} \pm 10\%$ except $V\infty = 5 \text{ V} \pm 5\%$ at f > 12.5 MHz

			Preliminary								
			800	186	80C	186-12	80C1	86-16	80C1	8620	
No	Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Unit
800	C186 Rea	dy and Peripheral Timin	g Requi	rementa	,						
47	t _{srvcl}	Synchronous Ready (SRDY) Transition Setup Time ⁽¹⁾	15		15		15		10		ns
48	tousay	SRDY Transition Hold Time(1)	15		15		15		10		ns
49	tarych ,	ARDY Resolution Transition Setup Time ⁽²⁾	15		15		15		10		ns
50	tclarx	ARDY Active Hold Time(1)	15		15		15		10		ns
51	taryche	ARDY Inactive Holding Time	15		15		15		10		ns
52	LAYLCL	Asynchronous Ready (ARDY) Setup Time(1)	25		25		25		20		ns
53	t _{інусн}	INTx, NMI, TEST/BUSY, TMR IN Setup Time(a)	15		15		15		15		ns
54	tinvaL	DRQ0, DRQ1, Setup Time ⁽²⁾	15	i	15		15		15		ns
80C	186 Peri	pheral and Queue Statu	s Timing	Respor	150\$	L	1	<u> </u>			110
55	tcltmy	Timer Output Delay		40		33	T	27		25	ns
56	t _{CHOSV}	Queue Status Delay		37		32		30		23	ns

All timings are measured at 1.5 V and 100 pF loading on CLKOUT unless otherwise noted. All output test conditions are with C_L = 50–200 pF (10 MHz) and C_L = 50–100 pF (12.5–20 MHz). For AC tests, input V_R = 0.45 V and V_{H} = 2.4 V except at X_1 where V_{H} = V_{CO} = 0.5 V.

Notes: 1. To guarantee proper operation.
2. To guarantee recognition at clock edge.

Synchronous Ready (SRDY) Waveforms




AMD

PRELIMINARY

T-49-17-15

Asynchronous Ready (ARDY) Waveforms



Peripheral and Queue Status Waveforms

