

# LH521032

**PRELIMINARY**

**256K × 4 Separate I/O Static RAM**

## FEATURES

- Separate Data In and Data Out
- Reduces Chip Count and Increases Performance
- Fast Access Times: 20/25/35 ns
- Space Saving 32-Pin, 400-mil SOJ
- Low Power Standby When Deselected
- TTL Compatible I/O
- 5 V ± 10% Supply
- Fully Static Operation

## FUNCTIONAL DESCRIPTION

The LH521032 is a high-speed 1,048,576-bit static RAM organized as 256K × 4 with separate Data Input and Output buses.

This RAM is fully static in operation. The Chip Enable ( $\bar{E}$ ) gates power to the chip when  $\bar{E}$  is HIGH. Standby power ( $I_{SB1}$ ) drops to its lowest level when  $\bar{E}$  is raised to within 0.2 V of  $V_{CC}$ .

Write cycles occur when both  $\bar{E}$  and Write Enable ( $\bar{W}$ ) are LOW. Data is transferred from the Data In pins to the memory location specified by the 18 address lines.

Read cycles occur when  $\bar{E}$  is LOW and  $\bar{W}$  is HIGH. A Read cycle will begin upon an address transition, on a falling edge of  $\bar{E}$ , or on a rising edge of  $\bar{W}$ . Data will be output on the Data Out pins. The Data Out pins become high-impedance during Write operations, with the contents of the Data In bus flowing-through to the Data Out bus.

High-frequency design techniques should be employed to obtain the best performance from this device. Solid, low-impedance power and ground planes, with high-frequency decoupling capacitors, are recommended. Series termination of the inputs should be considered when transmission line effects occur.

## PIN CONNECTIONS




Figure 1. Pin Connections for SOJ Package




Figure 2. LH521032 Block Diagram

## TRUTH TABLE

$\bar{E}$	$\bar{W}$	MODE	$D_0 - D_3$	$Q_0 - Q_3$	$I_{CC}$
H	X	Not Selected	Don't Care	High-Z	Standby
L	H	Read	Don't Care	Data Out	Active
L	L	Write	Data In	High-Z	Active

## PIN DESCRIPTIONS

PIN	DESCRIPTION
$A_0 - A_{17}$	Address Inputs
$D_0 - D_3$	Data Inputs
$Q_0 - Q_3$	Data Outputs
$\bar{E}$	Chip Enable input

PIN	DESCRIPTION
$\bar{W}$	Write Enable input
$V_{CC}$	Positive Power Supply
$V_{SS}$	Ground

**ABSOLUTE MAXIMUM RATINGS<sup>1</sup>**

PARAMETER	RATING
V <sub>CC</sub> to V <sub>SS</sub> Potential	-0.5 V to 7 V
Input Voltage Range	-0.5 V to V <sub>CC</sub> + 0.5 V
DC Output Current <sup>2</sup>	± 40 mA
Storage Temperature Range	-65°C to 150°C
Power Dissipation (Package Limit)	1.0 W

**NOTES:**

- Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating for transient conditions only. Functional operation of the device at these or any other conditions above those indicated in the "Operating Range" of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- Outputs should not be shorted for more than 30 seconds. No more than one output should be shorted at any time.

**OPERATING RANGES**

SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT
T <sub>A</sub>	Temperature, Ambient	0		70	°C
V <sub>CC</sub>	Supply Voltage	4.5		5.5	V
V <sub>SS</sub>	Supply Voltage	0		0	V
V <sub>IL</sub>	Logic "0" Input Voltage <sup>1</sup>	-0.5		0.8	V
V <sub>IH</sub>	Logic "1" Input Voltage	2.2		V <sub>CC</sub> + 0.5	V

**NOTE:**

- Negative undershoot of up to 3.0 V is permitted once per cycle.

**DC ELECTRICAL CHARACTERISTICS**

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>CC1</sub>	Operating Current <sup>1</sup>	Outputs open, t <sub>RC</sub> = min				mA
I <sub>SB1</sub>	Standby Current	$\bar{E} \geq V_{CC} - 0.2 V$				mA
I <sub>SB2</sub>	Standby Current	$\bar{E} \geq V_{IH}$				mA
I <sub>LI</sub>	Input Leakage Current	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 0 V to V <sub>CC</sub>	-2		2	μA
I <sub>LO</sub>	I/O Leakage Current	V <sub>CC</sub> = 5.5 V, V <sub>IN</sub> = 0 V to V <sub>CC</sub>	-2		2	μA
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -4.0 mA	2.4			V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 8.0 mA			0.4	V

**NOTE:**

- I<sub>CC</sub> is dependent upon output loading and cycle rates. Specified values are with outputs open, operating at specified cycle times.

## AC TEST CONDITIONS

PARAMETER	RATING
Input Pulse Levels	V <sub>SS</sub> to 3 V
Input Rise and Fall Times	5 ns
Input and Output Timing Ref. Levels	1.5 V
Output Load, Timing Tests	Figure 3

CAPACITANCE <sup>1,2</sup>

PARAMETER	RATING
C <sub>IN</sub> (Input Capacitance)	
C <sub>DQ</sub> (I/O Capacitance)	

## NOTES:

- Capacitances are maximum values at 25°C measured at 1.0MHz with V<sub>Bias</sub> = 0 V and V<sub>CC</sub> = 5.0 V.
- Guaranteed but not tested.




Figure 3. Output Load Circuit

AC ELECTRICAL CHARACTERISTICS <sup>1</sup> (Over Operating Range)

SYMBOL	DESCRIPTION	-20		-25		-35		UNITS
		MIN	MAX	MIN	MAX	MIN	MAX	
<b>READ CYCLE</b>								
t <sub>RC</sub>	Read Cycle Timing	20		25		35		ns
t <sub>AA</sub>	Address Access Time		20		25		35	ns
t <sub>OH</sub>	Output Hold from Address Change	5		5		5		ns
t <sub>EA</sub>	$\bar{E}$ Low to Valid Data		20		25		35	ns
t <sub>ELZ</sub>	$\bar{E}$ Low to Output Active <sup>2,3</sup>	5		5		5		ns
t <sub>EHZ</sub>	$\bar{E}$ High to Output High-Z <sup>2,3</sup>		10		15		20	ns
t <sub>PU</sub>	$\bar{E}$ Low to Power Up Time <sup>3</sup>	0		0		0		ns
t <sub>PD</sub>	$\bar{E}$ High to Power Down Time <sup>3</sup>		20		25		35	ns
<b>WRITE CYCLE</b>								
t <sub>WC</sub>	Write Cycle Time	20		25		35		ns
t <sub>EW</sub>	$\bar{E}$ Low to End of Write	15		20		30		ns
t <sub>AW</sub>	Address Valid to End of Write	15		20		30		ns
t <sub>AS</sub>	Address Setup	0		0		0		ns
t <sub>AH</sub>	Address Hold from End of Write	0		0		0		ns
t <sub>WP</sub>	$\bar{W}$ Pulse Width	15		20		30		ns
t <sub>DW</sub>	Input Data Setup Time	10		12		15		ns
t <sub>DH</sub>	Input Data Hold Time	0		0		0		ns
t <sub>WHZ</sub>	$\bar{W}$ Low to Output High-Z <sup>2,3</sup>		10		15		20	ns
t <sub>WLZ</sub>	$\bar{W}$ High to Output Active <sup>2,3</sup>	0		0		0		ns

## NOTES:

- AC Electrical Characteristics specified at "AC Test Conditions" levels.
- Active output to High-Z and High-Z to output active tests specified for a ±200 mV transition from steady state levels into the test load.
- Guaranteed but not tested.


**TIMING DIAGRAMS — READ CYCLE**

**Read Cycle No. 1**


Chip is in Read Mode:  $\overline{W}$  is HIGH, and  $\overline{E}$  is LOW. Read cycle timing is referenced from when all addresses are stable until the first address transition. Crosshatched portion of  $D_0 - D_3$  implies that data lines are in the Low-Z state and the data may not be valid.

**Read Cycle No. 2**

Chip is in Read Mode:  $\overline{W}$  is HIGH. Timing illustrated for the case when addresses are valid while  $\overline{E}$  goes LOW. Data Out is not specified to be valid until  $t_{EA}$ , but may become valid as soon as  $t_{ELZ}$ .



**Figure 4. Read Cycle No. 1**



**Figure 5. Read Cycle No. 2**

## TIMING DIAGRAMS — WRITE CYCLE

Addresses must be stable during Write cycles.  $\bar{E}$  or  $\bar{W}$  must be high during address transitions. The outputs will remain in the High-Z state if  $\bar{W}$  is LOW when  $\bar{E}$  goes LOW.

Write Cycle No. 1 ( $\bar{W}$  Controlled)

Chip is selected:  $\bar{E}$  is LOW.

Write Cycle No. 2 ( $\bar{E}$  Controlled)

DQ lines may transition to Low-Z if the falling edge of  $\bar{W}$  occurs after the falling edge of  $\bar{E}$ .




Figure 6. Write Cycle No. 1




Figure 7. Write Cycle No. 2

## ORDERING INFORMATION

