

# PIC18FXX20 Data Sheet

64/80-Pin High Performance, 1 Mbit Enhanced FLASH Microcontrollers with A/D

#### Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights.

#### Trademarks

The Microchip name and logo, the Microchip logo, KEELOQ, MPLAB, PIC, PICmicro, PICSTART, PRO MATE and PowerSmart are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, microID, MXDEV, MXLAB, PICMASTER, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Accuron, dsPIC, dsPICDEM.net, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, microPort, Migratable Memory, MPASM, MPLIB, MPLINK, MPSIM, PICC, PICkit, PICDEM, PICDEM.net, PowerCal, PowerInfo, PowerTool, rfPIC, Select Mode, SmartSensor, SmartShunt, SmartTel and Total Endurance are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

Serialized Quick Turn Programming (SQTP) is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2003, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.



Microchip received QS-9000 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona in July 1999 and Mountain View, California in March 2002. The Company's quality system processes and procedures are QS-9000 compliant for its PICmicro® 8-bit MCUs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, non-volatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001 certified.





# PIC18FXX20

## 64/80-Pin High Performance, 1 Mbit Enhanced FLASH Microcontrollers with A/D

## High Performance RISC CPU:

- C compiler optimized architecture/instruction set:
- Source code compatible with the PIC16 and PIC17 instruction sets
- Linear program memory addressing to 128 Kbytes
- Linear data memory addressing to 3840 bytes
- 1 Kbyte of data EEPROM
- Up to 10 MIPs operation:
- DC 40 MHz osc./clock input
- 4 MHz 10 MHz osc./clock input with PLL active
- 16-bit wide instructions, 8-bit wide data path
- · Priority levels for interrupts
- 31-level, software accessible hardware stack
- 8 x 8 Single Cycle Hardware Multiplier

## External Memory Interface (PIC18F8X20 Devices Only):

- · Address capability of up to 2 Mbytes
- 16-bit interface

### **Peripheral Features:**

- High current sink/source 25 mA/25 mA
- Four external interrupt pins
- Timer0 module: 8-bit/16-bit timer/counter
- Timer1 module: 16-bit timer/counter
- Timer2 module: 8-bit timer/counter
- Timer3 module: 16-bit timer/counter
- Timer4 module: 8-bit timer/counter
- Secondary oscillator clock option Timer1/Timer3
- Five Capture/Compare/PWM (CCP) modules:
- Capture is 16-bit, max. resolution 6.25 ns (Tcy/16)
- Compare is 16-bit, max. resolution 100 ns (Tcy)
- PWM output: PWM resolution is 1- to 10-bit
- Master Synchronous Serial Port (MSSP) module with two modes of operation:
  - 3-wire SPI™ (supports all 4 SPI modes)
- I<sup>2</sup>C<sup>™</sup> Master and Slave mode
- Two Addressable USART modules:
- Supports RS-485 and RS-232
- · Parallel Slave Port (PSP) module

### Analog Features:

- 10-bit, up to 16-channel Analog-to-Digital Converter (A/D):
  - Conversion available during SLEEP
- Programmable 16-level Low Voltage Detection (LVD) module:
- Supports interrupt on Low Voltage Detection
- Programmable Brown-out Reset (PBOR)
- Dual analog comparators:
- Programmable input/output configuration

#### **Special Microcontroller Features:**

- 100,000 erase/write cycle Enhanced FLASH program memory typical
- 1,000,000 erase/write cycle Data EEPROM memory typical
- 1 second programming time
- FLASH/Data EEPROM Retention: > 40 years
- Self-reprogrammable under software control
- Power-on Reset (POR), Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)
- Watchdog Timer (WDT) with its own On-Chip RC Oscillator for reliable operation
- Programmable code protection
- Power Saving SLEEP mode
- Selectable oscillator options including:
  - 4X Phase Lock Loop (of primary oscillator)
  - Secondary Oscillator (32 kHz) clock input
- In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>) via two pins
- MPLAB<sup>®</sup> In-Circuit Debug (ICD) via two pins


## **CMOS Technology:**

- Low power, high speed FLASH technology
- Fully static design
- Wide operating voltage range (2.0V to 5.5V)
- Industrial and Extended temperature ranges


	Prog	gram Memory	Data	Memory		10-bit A/D	ССР	М	SSP		Timers	Ext
Device	Bytes	# Single Word Instructions	SRAM (bytes)	EEPROM (bytes)	I/O	(ch)	(PWM)	SPI	Master I <sup>2</sup> C	USART	8-bit/16-bit	Bus
PIC18F6520	32K	16384	2048	1024	52	12	5	Y	Y	2	2/3	Ν
PIC18F6620	64K	32768	3840	1024	52	12	5	Y	Y	2	2/3	Ν
PIC18F6720	128K	65536	3840	1024	52	12	5	Y	Y	2	2/3	Ν
PIC18F8520	32K	16384	2048	1024	68	16	5	Y	Y	2	2/3	Y
PIC18F8620	64K	32768	3840	1024	68	16	5	Y	Y	2	2/3	Y
PIC18F8720	128K	65536	3840	1024	68	16	5	Y	Y	2	2/3	Y

## PIC18FXX20

## **Pin Diagrams**



### Pin Diagrams (Cont.'d)



## **Table of Contents**

1.0	Device Overview	7
2.0	Oscillator Configurations	21
3.0	Reset	29
4.0	Memory Organization	39
5.0	FLASH Program Memory	61
6.0	External Memory Interface	71
7.0	Data EEPROM Memory	79
8.0	8 X 8 Hardware Multiplier	85
9.0	Interrupts	87
10.0	I/O Ports	. 103
11.0	Timer0 Module	. 131
12.0	Timer1 Module	. 135
13.0	Timer2 Module	. 141
14.0	Timer3 Module	. 143
	Timer4 Module	
	Capture/Compare/PWM (CCP) Modules	
	Master Synchronous Serial Port (MSSP) Module	
	Addressable Universal Synchronous Asynchronous Receiver Transmitter (USART)	
	10-bit Analog-to-Digital Converter (A/D) Module	
	Comparator Module	
	Comparator Voltage Reference Module	
22.0	Low Voltage Detect	
23.0	Special Features of the CPU	. 239
24.0	Instruction Set Summary	
25.0	Development Support	
	Electrical Characteristics	
	DC and AC Characteristics Graphs and Tables	
	Packaging Information	
	ndix A: Revision History	
	ndix B: Device Differences	
	ndix C: Conversion Considerations	
	ndix D: Migration from Mid-Range to Enhanced Devices	
	ndix E: Migration from High-End to Enhanced Devices	
On-Li	ne Support	. 361
	ms Information and Upgrade Hot Line	
	er Response	
PIC18	3FXX20 Product Identification System	. 363

## TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@mail.microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

## Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

### Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)
- The Microchip Corporate Literature Center; U.S. FAX: (480) 792-7277

When contacting a sales office or the literature center, please specify which device, revision of silicon and data sheet (include literature number) you are using.

### **Customer Notification System**

Register on our web site at www.microchip.com/cn to receive the most current information on all of our products.

## PIC18FXX20

NOTES:

## 1.0 DEVICE OVERVIEW

This document contains device specific information for the following devices:

- PIC18F6520 PIC18F8520
- PIC18F6620 PIC18F8620
- PIC18F6720 PIC18F8720

This family offers the advantages of all PIC18 microcontrollers - namely, high computational performance at an economical price - with the addition of high-endurance Enhanced FLASH program memory. The PIC18FXX20 family also provides an enhanced range of program memory options and versatile analog features that make it ideal for complex, high performance applications.

## 1.1 Key Features

## 1.1.1 EXPANDED MEMORY

The PIC18FXX20 family introduces the widest range of on-chip, Enhanced FLASH program memory available on PICmicro<sup>®</sup> microcontrollers - up to 128 Kbyte (or 65,536 words), the largest ever offered by Microchip. For users with more modest code requirements, the family also includes members with 32 Kbyte or 64 KByte.

Other memory features are:

- Data RAM and Data EEPROM: The PIC18FXX20 family also provides plenty of room for application data. Depending on the device, either 2048 or 3840 bytes of data RAM are available. All devices have 1024 bytes of data EEPROM for long-term retention of non-volatile data.
- **Memory Endurance:** The Enhanced FLASH cells for both program memory and data EEPROM are rated to last for many thousands of erase/write cycles up to 100,000 for program memory, and 1,000,000 for EEPROM. Data retention without refresh is conservatively estimated to be greater than 40 years.

## 1.1.2 EXTERNAL MEMORY INTERFACE

In the unlikely event that 128 Kbyte of program memory is inadequate for an application, the PIC18F8X20 members of the family also implement an External Memory Interface. This allows the controller's internal program counter to address a memory space of up to 2 MByte, permitting a level of data access that few 8-bit devices can claim. With the addition of new Operating modes, the External Memory Interface offers many new options, including:

- Operating the microcontroller entirely from external memory
- Using combinations of on-chip and external memory, up to the 2 Mbyte limit
- Using external FLASH memory for reprogrammable application code, or large data tables
- Using external RAM devices for storing large amounts of variable data

## 1.1.3 EASY MIGRATION

Regardless of the memory size, all devices share the same rich set of peripherals, allowing for a smooth migration path as applications grow and evolve.

The consistent pinout scheme used throughout the entire family also aids in migrating to the next larger device. This is true when moving between the 64-pin members, between the 80-pin members, or even jumping from 64-pin to 80-pin devices.

## 1.1.4 OTHER SPECIAL FEATURES

- **Communications:** The PIC18FXX20 family incorporates a range of serial communications peripherals, including 2 independent USARTs and a Master SSP module, capable of both SPI and I<sup>2</sup>C (Master and Slave) modes of operation. For PIC18F8X20 devices, one of the general purpose I/O ports can be reconfigured as an 8-bit Parallel Slave Port for direct processor-to-processor communications.
- **CCP Modules:** All devices in the family incorporate 5 Capture/Compare/PWM modules to maximize flexibility in control applications. Up to four different time-bases may be used to perform several different operations at once.
- Analog Features: All devices in the family feature 10-bit A/D converters, with up to 16 input channels, as well as the ability to perform conversions during SLEEP mode. Also included are dual analog comparators with programmable input and output configuration, a programmable Low Voltage Detect module, and a Programmable Brown-out Reset module.
- Self-programmability: These devices can write to their own program memory spaces under internal software control. By using a bootloader routine located in the protected Boot Block at the top of program memory, it becomes possible to create an application that can update itself in the field.

## 1.2 Details on Individual Family Members

The PIC18FXX20 devices are available in 64-pin and 80-pin packages. They are differentiated from each other in five ways:

- FLASH program memory (32 Kbytes for PIC18FX520 devices, 64 Kbytes for PIC18FX620 devices, and 128 Kbytes for PIC18FX720 devices)
- 2. Data RAM (2048 bytes for PIC18FX520 devices, 3840 bytes for PIC18FX620 and PIC18FX720 devices)

- 3. A/D channels (12 for PIC18F6X20 devices, 16 for PIC18F8X20)
- 4. I/O pins (52 on PIC18F6X20 devices, 68 on PIC18F8X20)
- 5. External program memory interface (present only on PIC18F8X20 devices)


All other features for devices in the PIC18FXX20 family are identical. These are summarized in Table 1-1.

Block diagrams of the PIC18F6X20 and PIC18F8X20 devices are provided in Figure 1-1 and Figure 1-2, respectively. The pinouts for these device families are listed in Table 1-2.

Features	PIC18F6520	PIC18F6620	PIC18F6720	PIC18F8520	PIC18F8620	PIC18F8720
Operating Frequency	DC - 40 MHz	DC - 25 MHz	DC - 25 MHz	DC - 40 MHz	DC - 25 MHz	DC - 25 MHz
Program Memory (Bytes)	32K	64K	128K	32K	64K	128K
Program Memory (Instructions)	16384	32768	65536	16384	32768	65536
Data Memory (Bytes)	2048	3840	3840	2048	3840	3840
Data EEPROM Memory (Bytes)	1024	1024	1024	1024	1024	1024
External Memory Interface	No	No	No	Yes	Yes	Yes
Interrupt Sources	17	17	17	18	18	18
I/O Ports	Ports A, B, C, D, E, F, G	Ports A, B, C, D, E, F, G	Ports A, B, C, D, E, F, G	Ports A, B, C, D, E, F, G, H, J	Ports A, B, C, D, E, F, G, H, J	Ports A, B, C, D, E, F, G, H, J
Timers	5	5	5	5	5	5
Capture/Compare/ PWM Modules	5	5	5	5	5	5
Serial Communications	MSSP, Addressable USART (2)					
Parallel Communications	PSP	PSP	PSP	PSP	PSP	PSP
10-bit Analog-to-Digital Module	12 input channels	12 input channels	12 input channels	16 input channels	16 input channels	16 input channels
RESETS (and Delays)	POR, BOR, RESET Instruction, Stack Full, Stack Underflow (PWRT, OST)					
Programmable Low Voltage Detect	Yes	Yes	Yes	Yes	Yes	Yes
Programmable Brown-out Reset	Yes	Yes	Yes	Yes	Yes	Yes
Instruction Set	77 Instructions					
Package	64-pin TQFP	64-pin TQFP	64-pin TQFP	80-pin TQFP	80-pin TQFP	80-pin TQFP


## TABLE 1-1: PIC18FXX20 DEVICE FEATURES





## PIC18FXX20





Din Nome	Pin N	umber	Pin	Buffer	Description
Pin Name	PIC18F6X20	PIC18F8X20	Туре	Туре	Description
MCLR/VPP	7	9			Master Clear (input) or programming
MCLR			I	ST	voltage (output). Master Clear (RESET) input. This pin is
Vpp			Р		an active low RESET to the device. Programming voltage input.
OSC1/CLKI OSC1	39	49	I	CMOS/ST	Oscillator crystal or external clock input. Oscillator crystal input or external clock source input. ST buffer when configured
CLKI			I	CMOS	in RC mode. Otherwise CMOS. External clock source input. Always associated with pin function OSC1 (see OSC1/CLKI, OSC2/CLKO pins).
OSC2/CLKO/RA6 OSC2	40	50	0	_	Oscillator crystal or clock output. Oscillator crystal output. Connects to crystal or resonator in
СЬКО			ο	_	Crystal Oscillator mode. In RC mode, OSC2 pin outputs CLKO, which has 1/4 the frequency of OSC1 and denotes the instruction cycle rate.
RA6			I/O	TTL	General purpose I/O pin.
-			evels		

TABLE 1-2: PIC18FXX20 PINOUT I/O DESCRIPTIONS
---

**Note 1:** Alternate assignment for CCP2 when CCP2MX is not selected (all Operating modes except Microcontroller).

2: Default assignment when CCP2MX is set.

3: External memory interface functions are only available on PIC18F8X20 devices.

4: CCP2 is multiplexed with this pin by default when configured in Microcontroller mode. Otherwise, it is multiplexed with either RB3 or RC1.

**5:** PORTH and PORTJ are only available on PIC18F8X20 (80-pin) devices.

Pin Name	Pin N	umber	Pin	Buffer	Description
	PIC18F6X20	PIC18F8X20	Туре	Туре	Description
					PORTA is a bi-directional I/O port.
RA0/AN0	24	30			
RA0			I/O	TTL	Digital I/O.
AN0			I	Analog	Analog input 0.
RA1/AN1	23	29			
RA1			I/O	TTL	Digital I/O.
AN1			I	Analog	Analog input 1.
RA2/AN2/VREF-	22	28			
RA2			I/O	TTL	Digital I/O.
AN2			I	Analog	Analog input 2.
VREF-			I	Analog	A/D reference voltage (Low) input.
RA3/AN3/VREF+	21	27			
RA3			I/O	TTL	Digital I/O.
AN3				Analog	Analog input 3.
VREF+			1	Analog	A/D reference voltage (High) input.
RA4/T0CKI	28	34	1/0	07/00	
RA4			I/O	ST/OD	Digital I/O – Open drain when configured as output.
TOCKI			1	ST	Timer0 external clock input.
RA5/AN4/LVDIN	27	33	'	01	ninero externar clock input.
RA5/AN4/LVDIN RA5	21	33	I/O	TTL	Digital I/O.
AN4			1/0	Analog	Analog input 4.
LVDIN				Analog	Low voltage detect input.
RA6				3	See the OSC2/CLKO/RA6 pin.
Legend: TTL = TTL	compatible inpu	it		CMOS =	CMOS compatible input or output
	nitt Trigger inpu		vels		Analog input
I = Input				-	Output
P = Powe	er			OD =	<ul> <li>Open Drain (no P diode to VDD)</li> </ul>

**Note 1:** Alternate assignment for CCP2 when CCP2MX is not selected (all Operating modes except Microcontroller).

2: Default assignment when CCP2MX is set.

3: External memory interface functions are only available on PIC18F8X20 devices.

4: CCP2 is multiplexed with this pin by default when configured in Microcontroller mode. Otherwise, it is multiplexed with either RB3 or RC1.

5: PORTH and PORTJ are only available on PIC18F8X20 (80-pin) devices.

Pin Name	Pin N	Pin	Buffer	Description	
	PIC18F6X20	PIC18F8X20	Туре	Туре	Description
					PORTB is a bi-directional I/O port. PORTE can be software programmed for internal weak pull-ups on all inputs.
RB0/INT0 RB0 INT0	48	58	I/O I	TTL ST	Digital I/O. External interrupt 0.
RB1/INT1 RB1 INT1	47	57	I/O I	TTL ST	Digital I/O. External interrupt 1.
RB2/INT2 RB2 INT2	46	56	I/O I	TTL	Digital I/O. External interrupt 2.
RB3/INT3/CCP2 RB3 INT3 CCP2 <sup>(1)</sup>	45	55	I/O I/O I/O	TTL ST ST	Digital I/O. External interrupt 3. Capture2 input, Compare2 output, PWM2 output.
RB4/KBI0 RB4 KBI0	44	54	I/O I	TTL ST	Digital I/O. Interrupt-on-change pin.
RB5/KBI1/PGM RB5 KBI1 PGM	43	53	I/O I I/O	TTL ST ST	Digital I/O. Interrupt-on-change pin. Low voltage ICSP programming enable pin.
RB6/KBI2/PGC RB6 KBI2 PGC	42	52	I/O I I/O	TTL ST ST	Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP programming clock.
RB7/KBI3/PGD RB7 KBI3 PGD	37	47	I/O I/O	TTL ST	Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP programming data.

**Note 1:** Alternate assignment for CCP2 when CCP2MX is not selected (all Operating modes except Microcontroller).

- 2: Default assignment when CCP2MX is set.
- 3: External memory interface functions are only available on PIC18F8X20 devices.
- 4: CCP2 is multiplexed with this pin by default when configured in Microcontroller mode. Otherwise, it is multiplexed with either RB3 or RC1.
- **5:** PORTH and PORTJ are only available on PIC18F8X20 (80-pin) devices.
- **6:** AVDD must be connected to a positive supply and AVss must be connected to a ground reference for proper operation of the part in User or ICSP modes. See parameter D001A for details.

OD

= Open Drain (no P diode to VDD)

Ρ

= Power

<b>TABLE 1-2:</b>	PIC18FXX20 PINOUT I/O DESCRIPTIONS (CONTINUED)
-------------------	--

Pin Name	Pin Ni	umber	Pin	Buffer	Description	
r III Maille	PIC18F6X20	PIC18F8X20	Туре	Туре	Description	
					PORTC is a bi-directional I/O port.	
RC0/T10SO/T13CKI	30	36				
RC0			I/O	ST	Digital I/O.	
T10SO			0	_	Timer1 oscillator output.	
T13CKI			I	ST	Timer1/Timer3 external clock input.	
RC1/T1OSI/CCP2	29	35	1/0	OT	Distribution of the second sec	
RC1 T1OSI			I/O I	ST CMOS	Digital I/O. Timer1 oscillator input.	
CCP2 <sup>(2)</sup>			I/O	ST	Capture2 input/Compare2 output/	
0012			1/0	01	PWM2 output.	
RC2/CCP1	33	43				
RC2	00	10	I/O	ST	Digital I/O.	
CCP1			I/O	ST	Capture1 input/Compare1	
					output/PWM1 output.	
RC3/SCK/SCL	34	44				
RC3			I/O	ST	Digital I/O.	
SCK			I/O	ST	Synchronous serial clock	
SCL			I/O	ST	input/output for SPI mode. Synchronous serial clock	
SUL			1/0	51	input/output for I <sup>2</sup> C mode.	
RC4/SDI/SDA	35	45				
RC4	55	45	I/O	ST	Digital I/O.	
SDI				ST	SPI data in.	
SDA			I/O	ST	I <sup>2</sup> C data I/O.	
RC5/SDO	36	46				
RC5			I/O	ST	Digital I/O.	
SDO			0	_	SPI data out.	
RC6/TX1/CK1	31	37				
RC6			I/O	ST	Digital I/O.	
TX1 CK1			0 I/O	 ST	USART 1 asynchronous transmit.	
UKI			1/0	31	USART 1 synchronous clock (see RX1/DT1).	
RC7/RX1/DT1	32	38				
RC7	52	50	I/O	ST	Digital I/O.	
RX1				ST	USART 1 asynchronous receive.	
DT1			I/O	ST	USART 1 synchronous data	
					(see TX1/CK1).	
Legend: TTL = TTL c					CMOS compatible input or output	
		t with CMOS le	vels	•	Analog input	
I = Input					· Output	
P = Powe			0N/V :-		Open Drain (no P diode to VDD)	
Note 1: Alternate ass Microcontrolle	-	PZ when CCP	ZIVIĂ IS	HOL SEIECLEC	d (all Operating modes except	
		CP2MX is set.				

3: External memory interface functions are only available on PIC18F8X20 devices.

4: CCP2 is multiplexed with this pin by default when configured in Microcontroller mode. Otherwise, it is multiplexed with either RB3 or RC1.

5: PORTH and PORTJ are only available on PIC18F8X20 (80-pin) devices.

Pin Name	Pin Number			Buffer	Description
	PIC18F6X20	PIC18F8X20	Туре	Туре	Description
					PORTD is a bi-directional I/O port. These pins have TTL input buffers when externa memory is enabled.
RD0/PSP0/AD0 RD0 PSP0 AD0 <sup>(3)</sup>	58	72	I/O I/O I/O	ST TTL TTL	Digital I/O. Parallel Slave Port data. External memory address/data 0.
RD1/PSP1/AD1 RD1 PSP1 AD1 <sup>(3)</sup>	55	69	1/0 1/0 1/0	ST TTL TTL	Digital I/O. Parallel Slave Port data. External memory address/data 1.
RD2/PSP2/AD2 RD2 PSP2 AD2 <sup>(3)</sup>	54	68	1/0 1/0 1/0	ST TTL TTL	Digital I/O. Parallel Slave Port data. External memory address/data 2.
RD3/PSP3/AD3 RD3 PSP3 AD3 <sup>(3)</sup>	53	67	I/O I/O I/O	ST TTL TTL	Digital I/O. Parallel Slave Port data. External memory address/data 3.
RD4/PSP4/AD4 RD4 PSP4 AD4 <sup>(3)</sup>	52	66	1/0 1/0 1/0	ST TTL TTL	Digital I/O. Parallel Slave Port data. External memory address/data 4.
RD5/PSP5/AD5 RD5 PSP5 AD5 <sup>(3)</sup>	51	65	I/O I/O I/O	ST TTL TTL	Digital I/O. Parallel Slave Port data. External memory address/data 5.
RD6/PSP6/AD6 RD6 PSP6 AD6 <sup>(3)</sup>	50	64	I/O I/O I/O	ST TTL TTL	Digital I/O. Parallel Slave Port data. External memory address/data 6.
RD7/PSP7/AD7 RD7 PSP7 AD7 <sup>(3)</sup>	49	63	I/O I/O I/O	ST TTL TTL	Digital I/O. Parallel Slave Port data. External memory address/data 7.

0 = Output

= Power = Open Drain (no P diode to VDD) Ρ OD Note 1: Alternate assignment for CCP2 when CCP2MX is not selected (all Operating modes except

Microcontroller).

2: Default assignment when CCP2MX is set.

= Input

Т

3: External memory interface functions are only available on PIC18F8X20 devices.

4: CCP2 is multiplexed with this pin by default when configured in Microcontroller mode. Otherwise, it is multiplexed with either RB3 or RC1.

5: PORTH and PORTJ are only available on PIC18F8X20 (80-pin) devices.

Din Nome	Pin Number		Pin	Buffer	Description
Pin Name	PIC18F6X20	PIC18F8X20	Туре	Туре	Description
					PORTE is a bi-directional I/O port.
RE0/RD/AD8	2	4			
RE0 RD			I/O	ST TTL	Digital I/O. Read control for parallel slave port (see
KD			I	112	WR and CS pins).
AD8 <sup>(3)</sup>			I/O	TTL	External memory address/data 8.
RE1/WR/AD9	1	3			
RE1 WR			I/O	ST	Digital I/O.
WR			Ι	TTL	Write control for parallel slave port (see $\overline{CS}$ and $\overline{RD}$ pins).
AD9 <sup>(3)</sup>			I/O	TTL	External memory address/data 9.
RE2/CS/AD10	64	78			
RE2			I/O	ST	Digital I/O.
CS			I	TTL	Chip select control for parallel slave port (see RD and WR).
AD10 <sup>(3)</sup>			I/O	TTL	External memory address/data 10.
RE3/AD11	63	77			
RE3			I/O	ST	Digital I/O.
AD11 <sup>(3)</sup>			I/O	TTL	External memory address/data 11.
RE4/AD12	62	76	1/0	OT	
RE4 AD12			1/O 1/O	ST TTL	Digital I/O. External memory address/data 12.
RE5/AD13	61	75			
RE5	•••		I/O	ST	Digital I/O.
AD13 <sup>(3)</sup>			I/O	TTL	External memory address/data 13.
RE6/AD14	60	74			
RE6 AD14 <sup>(3)</sup>			1/O 1/O	ST TTL	Digital I/O. External memory address/data 14.
RE7/CCP2/AD15	59	73	"0		
RE7		75	I/O	ST	Digital I/O.
CCP2 <sup>(1,4)</sup>			I/O	ST	Capture2 input/Compare2 output/
AD15 <sup>(3)</sup>			I/O	TTL	PWM2 output.
	ompatible inni	.+	1/0		External memory address/data 15.
Legend: TTL = TTL o ST = Schm		ιτ t with CMOS le	vels		CMOS compatible input or output Analog input
I = Input				0 =	Output
P = Powe					Open Drain (no P diode to VDD)
Note 1: Alternate ass	•	P2 when CCP2	2MX is	not selected	I (all Operating modes except

Microcontroller).

**2**: Default assignment when CCP2MX is set.

3: External memory interface functions are only available on PIC18F8X20 devices.

4: CCP2 is multiplexed with this pin by default when configured in Microcontroller mode. Otherwise, it is multiplexed with either RB3 or RC1.

5: PORTH and PORTJ are only available on PIC18F8X20 (80-pin) devices.

Dia Mara	Pin N	umber	Pin	Buffer Type	Decemination
Pin Name	PIC18F6X20	PIC18F8X20	Туре		Description
					PORTF is a bi-directional I/O port.
RF0/AN5	18	24			
RF0			I/O	ST	Digital I/O.
AN5			I	Analog	Analog input 5.
RF1/AN6/C2OUT	17	23			
RF1			I/O	ST	Digital I/O.
AN6				Analog	Analog input 6.
C2OUT			0	ST	Comparator 2 output.
RF2/AN7/C1OUT	16	18		<b>0T</b>	
RF2			I/O	ST	Digital I/O.
AN7 C1OUT			 0	Analog ST	Analog input 7. Comparator 1 output.
	45	47	0	51	
RF3/AN8 RF1	15	17	I/O	ST	Digital I/O.
AN8			"O	Analog	Analog input 8.
RF4/AN9	14	16		/ maiog	, malog input o.
RF1	14	10	I/O	ST	Digital I/O.
AN9				Analog	Analog input 9.
RF5/AN10/CVREF	13	15		0	
RF1			I/O	ST	Digital I/O.
AN10			1	Analog	Analog input 10.
CVREF			0	Analog	Comparator VREF output.
RF6/AN11	12	14			
RF6			I/O	ST	Digital I/O.
AN11			I	Analog	Analog input 11.
RF7/SS	11	13			
RF7			I/O	ST	Digital I/O.
SS				TTL	SPI slave select input.
Legend: TTL = TTL					CMOS compatible input or output
	mitt Trigger inpu	t with CMOS le	vels	•	Analog input
I = Inpu P = Pov					<ul> <li>Output</li> <li>Open Drain (no P diode to VDD)</li> </ul>
F - P0V				- 40	

**Note 1:** Alternate assignment for CCP2 when CCP2MX is not selected (all Operating modes except Microcontroller).

2: Default assignment when CCP2MX is set.

3: External memory interface functions are only available on PIC18F8X20 devices.

4: CCP2 is multiplexed with this pin by default when configured in Microcontroller mode. Otherwise, it is multiplexed with either RB3 or RC1.

5: PORTH and PORTJ are only available on PIC18F8X20 (80-pin) devices.

Din Nome	Pin N	umber	Pin	Buffer	Description	
Pin Name	PIC18F6X20	PIC18F8X20	Туре	Туре	Description	
					PORTG is a bi-directional I/O port.	
RG0/CCP3	3	5				
RG0			I/O	ST	Digital I/O.	
CCP3			I/O	ST	Capture3 input/Compare3 output/ PWM3 output.	
RG1/TX2/CK2	4	6				
RG1			I/O	ST	Digital I/O.	
TX2			0	_	USART 2 asynchronous transmit.	
CK2			I/O	ST	USART 2 synchronous clock (see RX2/DT2).	
RG2/RX2/DT2	5	7				
RG2			I/O	ST	Digital I/O.	
RX2				ST	USART 2 asynchronous receive.	
DT2			I/O	ST	USART 2 synchronous data (see TX2/CK2).	
RG3/CCP4	6	8				
RG3			I/O	ST	Digital I/O.	
CCP4			I/O	ST	Capture4 input/Compare4 output/ PWM4 output.	
RG4/CCP5	8	10				
RG4			I/O	ST	Digital I/O.	
CCP5			I/O	ST	Capture5 input/Compare5 output/ PWM5 output.	
Legend: TTL = TT					CMOS compatible input or output	
	hmitt Trigger inpu	t with CMOS le	vels		Analog input	
I = Inp					= Output	
P = Po			<b></b>		Open Drain (no P diode to VDD)	
Microcontr	oller).		2MX is	not selected	d (all Operating modes except	
	signment when C					
3: External m	emory interface f	unctions are on	ily avail	able on PIC	18F8X20 devices.	

4: CCP2 is multiplexed with this pin by default when configured in Microcontroller mode. Otherwise, it is multiplexed with either RB3 or RC1.

5: PORTH and PORTJ are only available on PIC18F8X20 (80-pin) devices.

Pin Name	Pin N	umber	Pin	Buffer	Description
	PIC18F6X20	PIC18F8X20	Туре	Туре	Description
					PORTH is a bi-directional I/O port <sup>(5)</sup> .
RH0/A16 RH0 A16	-	79	I/O O	ST TTL	Digital I/O. External memory address 16.
RH1/A17 RH1 A17	_	80	I/O O	ST TTL	Digital I/O. External memory address 17.
RH2/A18 RH2 A18	_	1	I/O O	ST TTL	Digital I/O. External memory address 18.
RH3/A19 RH3 A19	_	2	I/O O	ST TTL	Digital I/O. External memory address 19.
RH4/AN12 RH4 AN12	-	22	I/O I	ST Analog	Digital I/O. Analog input 12.
RH5/AN13 RH5 AN13	-	21	I/O I	ST Analog	Digital I/O. Analog input 13.
RH6/AN14 RH6 AN14	-	20	I/O I	ST Analog	Digital I/O. Analog input 14.
RH7/AN15 RH7 AN15	_	19	I/O I	ST Analog	Digital I/O. Analog input 15.
Legend: TTL = TTI ST = Scl I = Inp P = Por	nmitt Trigger inpu ut		vels	Analog = O =	CMOS compatible input or output Analog input Output Open Drain (no P diode to VDD)

**Note 1:** Alternate assignment for CCP2 when CCP2MX is not selected (all Operating modes except Microcontroller).

2: Default assignment when CCP2MX is set.

3: External memory interface functions are only available on PIC18F8X20 devices.

4: CCP2 is multiplexed with this pin by default when configured in Microcontroller mode. Otherwise, it is multiplexed with either RB3 or RC1.

5: PORTH and PORTJ are only available on PIC18F8X20 (80-pin) devices.

Din Nama	Pin Number		Pin Buffer	Description	
Pin Name	PIC18F6X20	PIC18F8X20	Туре	Туре	Description
					PORTJ is a bi-directional I/O port <sup>(5)</sup> .
RJ0/ALE	—	62			
RJ0 ALE			I/O O	ST TTL	Digital I/O. External memory Address Latch Enable.
RJ1/OE		61	0	116	External memory Address Laten Enable.
RJ1	_	01	I/O	ST	Digital I/O.
OE			0	TTL	External memory Output Enable.
RJ2/WRL	—	60			
RJ2 WRL			I/O	ST	Digital I/O.
RJ3/WRH		50	0	TTL	External memory Write Low control.
RJ3/WRH	_	59	I/O	ST	Digital I/O.
WRH			0	TTL	External memory Write High control.
RJ4/BA0	_	39			
RJ4			I/O	ST	Digital I/O.
BA0		10	0	TTL	External memory Byte Address 0 control.
RJ5/CE RJ5	_	40	I/O	ST	Digital I/O.
CE			0	TTL	External memory Chip Enable control.
RJ6/LB	_	41			
RJ6			I/O	ST	Digital I/O.
		10	0	TTL	External memory Low Byte select.
RJ7/UB RJ7	—	42	I/O	ST	Digital I/O.
UB			0	TTL	External memory High Byte select.
Vss	9, 25, 41, 56	11, 31, 51, 70	Ρ	_	Ground reference for logic and I/O pins.
VDD	10, 26, 38, 57	12, 32, 48, 71	Ρ		Positive supply for logic and I/O pins.
AVss <sup>(6)</sup>	20	26	Р	_	Ground reference for analog modules.
AVDD <sup>(6)</sup>	19	25	Р	_	Positive supply for analog modules.
Legend: TTL = TTL compatible input ST = Schmitt Trigger input with CMOS levels I = Input				Analog =	CMOS compatible input or output     Analog input     Output

**Note 1:** Alternate assignment for CCP2 when CCP2MX is not selected (all Operating modes except Microcontroller).

2: Default assignment when CCP2MX is set.

3: External memory interface functions are only available on PIC18F8X20 devices.

4: CCP2 is multiplexed with this pin by default when configured in Microcontroller mode. Otherwise, it is multiplexed with either RB3 or RC1.

- **5**: PORTH and PORTJ are only available on PIC18F8X20 (80-pin) devices.
- **6:** AVDD must be connected to a positive supply and AVss must be connected to a ground reference for proper operation of the part in User or ICSP modes. See parameter D001A for details.

OD

= Open Drain (no P diode to VDD)

Р

= Power

#### 2.0 OSCILLATOR CONFIGURATIONS

#### 2.1 **Oscillator Types**

The PIC18FXX20 devices can be operated in eight different Oscillator modes. The user can program three configuration bits (FOSC2, FOSC1, and FOSC0) to select one of these eight modes:

- 1. LP Low Power Crystal
- 2. XT Crystal/Resonator
- High Speed Crystal/Resonator 3. HS
- 4. HS+PLL High Speed Crystal/Resonator with PLL enabled
- 5. RC External Resistor/Capacitor
- 6. RCIO External Resistor/Capacitor with I/O pin enabled
- 7. EC External Clock
- 8. ECIO External Clock with I/O pin enabled


#### 2.2 **Crystal Oscillator/Ceramic** Resonators

In XT, LP, HS or HS+PLL Oscillator modes, a crystal or ceramic resonator is connected to the OSC1 and OSC2 pins to establish oscillation. Figure 2-1 shows the pin connections.

The PIC18FXX20 oscillator design requires the use of a parallel cut crystal.

Note:	Use of a series cut crystal may give a fre-
	quency out of the crystal manufacturer's
	specifications.

#### FIGURE 2-1: **CRYSTAL/CERAMIC RESONATOR OPERATION** (HS, XT OR LP **CONFIGURATION)**



3: RF varies with the Oscillator mode chosen.

#### **TABLE 2-1:** CAPACITOR SELECTION FOR **CERAMIC RESONATORS**

Ranges Tested:			
Mode	Freq	C1	C2
XT	455 kHz	68 - 100 pF	68100 pF
	2.0 MHz	15 - 68 pF	15 - 68 pF
	4.0 MHz	15 - 68 pF	<sup>∼</sup> 15 - 68 pF
HS	8.0 MHz	10,-68,0EV	10 - 68 pF
	16.0 MHz	10-22.0F	10 - 22 pF

These values are for design guidance only. See notes following this table.

Resonators Used:				
455 kHz	Panasonic EFO-A455K04B	$\pm 0.3\%$		
2.0 MHz	Murata Frie CSA2.00MG	$\pm 0.5\%$		
4.0 MHz Murata Erie CSA4.00MG ± 0.5%				
8.0 MHz Murata Erie CSA8.00MT ± 0.5%				
16.0 MHz Murata Erie CSA16.00MX ± 0.5%				
All resonat	ors used did not have built-in	All resonators used did not have built-in capacitors.		


- Note 1: Higher capacitance increases the stability of the oscillator, but also increases the start-up time.
  - 2: When operating below 3V VDD, or when using certain ceramic resonators at any voltage, it may be necessary to use high gain HS mode, try a lower frequency resonator, or switch to a crystal oscillator.
  - 3: Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components, or verify oscillator performance.

## TABLE 2-2:CAPACITOR SELECTION FOR<br/>CRYSTAL OSCILLATOR

Ranges Tested:					
Mode	Freq	C1	C2		
LP	32.0 kHz	33 pF	33 pF		
	200 kHz	15 pF	_15 pF		
XT	200 kHz	47-68 pF	47-68 pF		
	1.0 MHz	15 pF <	-157pF		
	4.0 MHz	15 pF	15 pF		
HS	4.0 MHz	15.pF	~ 15 pF		
	8.0 MHz	15-33.0EV	15-33 pF		
	20.0 MHz	(15-33.pF	15-33 pF		
	25.0 MHz	ТВD	TBD		
	These values are for design guidance only.				
See notes following this table.					
	<u> </u>	tals Used			
32.0/kHz	Žpson C-001R32.768K-A ± 20 PPM				
200 kHz	STD XTL 200.000KHz ± 20 PPM				
<1.ø/MHž	ECS ECS-10-13-1 ± 50 PPM				
4.0 MHz	ECS ECS-40-20-1 ± 50 PPM				
8.0 MHz	Epson CA-301 8.000M-C ± 30 PPM				
20.0 MHz	Epson CA	Epson CA-301 20.000M-C ± 30 PPM			

- Note 1: Higher capacitance increases the stability of the oscillator, but also increases the start-up time.
  - 2: Rs (see Figure 2-1) may be required in HS mode, as well as XT mode, to avoid overdriving crystals with low drive level specification.
  - 3: Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components, or verify oscillator performance.

An external clock source may also be connected to the OSC1 pin in the HS, XT and LP modes, as shown in Figure 2-2.




## 2.3 RC Oscillator

For timing insensitive applications, the "RC" and "RCIO" device options offer additional cost savings. The RC oscillator frequency is a function of the supply voltage, the resistor (REXT) and capacitor (CEXT) values and the operating temperature. In addition to this, the oscillator frequency will vary from unit to unit, due to normal process parameter variation. Furthermore, the difference in lead frame capacitance between package types will also affect the oscillation frequency, especially for low CEXT values. The user also needs to take into account variation due to tolerance of external R and C components used. Figure 2-3 shows how the R/C combination is connected.

In the RC Oscillator mode, the oscillator frequency divided by 4 is available on the OSC2 pin. This signal may be used for test purposes or to synchronize other logic.

## FIGURE 2-3: RC OSCILLATOR MODE




The RCIO Oscillator mode functions like the RC mode, except that the OSC2 pin becomes an additional general purpose I/O pin. The I/O pin becomes bit 6 of PORTA (RA6).

## 2.4 External Clock Input

The EC and ECIO Oscillator modes require an external clock source to be connected to the OSC1 pin. The feedback device between OSC1 and OSC2 is turned off in these modes to save current. There is a maximum 1.5  $\mu$ s start-up required after a Power-on Reset, or wake-up from SLEEP mode.

In the EC Oscillator mode, the oscillator frequency divided by 4 is available on the OSC2 pin. This signal may be used for test purposes or to synchronize other logic. Figure 2-4 shows the pin connections for the EC Oscillator mode.


## FIGURE 2-4: EXTERNAL CLOCK INPUT OPERATION



The ECIO Oscillator mode functions like the EC mode, except that the OSC2 pin becomes an additional general purpose I/O pin. The I/O pin becomes bit 6 of PORTA (RA6). Figure 2-5 shows the pin connections for the ECIO Oscillator mode.

## FIGURE 2-5:

### EXTERNAL CLOCK INPUT OPERATION (ECIO CONFIGURATION)




## 2.5 HS/PLL

A Phase Locked Loop circuit (PLL) is provided as a programmable option for users that want to multiply the frequency of the incoming crystal oscillator signal by 4. For an input clock frequency of 10 MHz, the internal clock frequency will be multiplied to 40 MHz. This is useful for customers who are concerned with EMI due to high frequency crystals.

The PLL is one of the modes of the FOSC<2:0> configuration bits. The Oscillator mode is specified during device programming.

The PLL can only be enabled when the oscillator configuration bits are programmed for HS mode. If they are programmed for any other mode, the PLL is not enabled and the system clock will come directly from OSC1. Also, PLL operation cannot be changed "on-the-fly". To enable or disable it, the controller must either cycle through a Power-on Reset, or switch the clock source from the main oscillator to the Timer1 oscillator and back again. (See Section 2.6 for details on Oscillator Switching.)


A PLL lock timer is used to ensure that the PLL has locked before device execution starts. The PLL lock timer has a time-out that is called TPLL.



## FIGURE 2-6: PLL BLOCK DIAGRAM

## 2.6 Oscillator Switching Feature

The PIC18FXX20 devices include a feature that allows the system clock source to be switched from the main oscillator to an alternate low frequency clock source. For the PIC18FXX20 devices, this alternate clock source is the Timer1 oscillator. If a low frequency crystal (32 kHz, for example) has been attached to the Timer1 oscillator pins and the Timer1 oscillator has been enabled, the device can switch to a Low Power Execution mode. Figure 2-7 shows a block diagram of the system clock sources. The clock switching feature is enabled by programming the Oscillator Switching Enable (OSCSEN) bit in Configuration Register1H to a '0'. Clock switching is disabled in an erased device. See Section 12.0 for further details of the Timer1 oscillator. See Section 23.0 for Configuration Register details.



## FIGURE 2-7: DEVICE CLOCK SOURCES

## 2.6.1 SYSTEM CLOCK SWITCH BIT

The system clock source switching is performed under software control. The system clock switch bit, SCS (OSCCON<0>) controls the clock switching. When the SCS bit is '0', the system clock source comes from the main oscillator that is selected by the FOSC configuration bits in Configuration Register1H. When the SCS bit is set, the system clock source will come from the Timer1 oscillator. The SCS bit is cleared on all forms of RESET. Note: The Timer1 oscillator must be enabled and operating to switch the system clock source. The Timer1 oscillator is enabled by setting the T1OSCEN bit in the Timer1 Control register (T1CON). If the Timer1 oscillator is not enabled, then any write to the SCS bit will be ignored (SCS bit forced cleared) and the main oscillator will continue to be the system clock source.

## REGISTER 2-1: OSCCON REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-1
_	—	_	_	_	_	—	SCS
bit 7							bit 0

- bit 7-1 Unimplemented: Read as '0'
- bit 0 SCS: System Clock Switch bit

<u>When  $\overline{OSCSEN}$  configuration bit = 0 and T1OSCEN bit is set:</u>

- 1 = Switch to Timer1 oscillator/clock pin
- 0 = Use primary oscillator/clock input pin

When OSCSEN and T1OSCEN are in other states:


Bit is forced clear

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

## 2.6.2 OSCILLATOR TRANSITIONS


PIC18FXX20 devices contain circuitry to prevent "glitches" when switching between oscillator sources. Essentially, the circuitry waits for eight rising edges of the clock source that the processor is switching to. This ensures that the new clock source is stable and that its pulse width will not be less than the shortest pulse width of the two clock sources.

A timing diagram indicating the transition from the main oscillator to the Timer1 oscillator is shown in Figure 2-8. The Timer1 oscillator is assumed to be running all the time. After the SCS bit is set, the processor is frozen at the next occurring Q1 cycle. After eight synchronization cycles are counted from the Timer1 oscillator, operation resumes. No additional delays are required after the synchronization cycles.




The sequence of events that takes place when switching from the Timer1 oscillator to the main oscillator will depend on the mode of the main oscillator. In addition to eight clock cycles of the main oscillator, additional delays may take place. If the main oscillator is configured for an external crystal (HS, XT, LP), then the transition will take place after an oscillator start-up time (TOST) has occurred. A timing diagram, indicating the transition from the Timer1 oscillator to the main oscillator for HS, XT and LP modes, is shown in Figure 2-9.






If the main oscillator is configured for HS-PLL mode, an oscillator start-up time (TOST), plus an additional PLL time-out (TPLL), will occur. The PLL time-out is typically 2 ms and allows the PLL to lock to the main oscillator

frequency. A timing diagram, indicating the transition from the Timer1 oscillator to the main oscillator for HS-PLL mode, is shown in Figure 2-10.



If the main oscillator is configured in the RC, RCIO, EC or ECIO modes, there is no oscillator start-up time-out. Operation will resume after eight cycles of the main oscillator have been counted. A timing diagram, indicating the transition from the Timer1 oscillator to the main oscillator for RC, RCIO, EC and ECIO modes, is shown in Figure 2-11.



## 2.7 Effects of SLEEP Mode on the On-Chip Oscillator

When the device executes a SLEEP instruction, the on-chip clocks and oscillator are turned off and the device is held at the beginning of an instruction cycle (Q1 state). With the oscillator off, the OSC1 and OSC2 signals will stop oscillating. Since all the transistor

switching currents have been removed, SLEEP mode achieves the lowest current consumption of the device (only leakage currents). Enabling any on-chip feature that will operate during SLEEP, will increase the current consumed during SLEEP. The user can wake from SLEEP through external RESET, Watchdog Timer Reset, or through an interrupt.

TABLE 2-3:	OSC1 AND OSC2 PIN STATES IN SLEEP MODE

OSC Mode	OSC1 Pin	OSC2 Pin	
RC	Floating, external resistor should pull high	At logic low	
RCIO	Floating, external resistor should pull high	Configured as PORTA, bit 6	
ECIO	Floating	Configured as PORTA, bit 6	
EC	Floating	At logic low	
LP, XT, and HS	Feedback inverter disabled, at quiescent voltage level	Feedback inverter disabled, at quiescent voltage level	

**Note:** See Table 3-1 in the **"Reset"** section, for time-outs due to SLEEP and MCLR Reset.

## 2.8 Power-up Delays

Power up delays are controlled by two timers, so that no external RESET circuitry is required for most applications. The delays ensure that the device is kept in RESET until the device power supply and clock are stable. For additional information on RESET operation, see the "Reset" section.

The first timer is the Power-up Timer (PWRT), which optionally provides a fixed delay of 72 ms (nominal) on power-up only (POR and BOR). The second timer is the Oscillator Start-up Timer (OST), intended to keep the chip in RESET until the crystal oscillator is stable.

With the PLL enabled (HS/PLL Oscillator mode), the time-out sequence following a Power-on Reset is different from other Oscillator modes. The time-out sequence is as follows: First, the PWRT time-out is invoked after a POR time delay has expired. Then, the Oscillator Start-up Timer (OST) is invoked. However, this is still not a sufficient amount of time to allow the PLL to lock at high frequencies. The PWRT timer is used to provide an additional fixed 2 ms (nominal) time-out to allow the PLL ample time to lock to the incoming clock frequency.

## 3.0 RESET

The PIC18FXX20 devices differentiate between various kinds of RESET:

- a) Power-on Reset (POR)
- b) MCLR Reset during normal operation
- c) MCLR Reset during SLEEP
- d) Watchdog Timer (WDT) Reset (during normal operation)
- e) Programmable Brown-out Reset (PBOR)
- f) RESET Instruction
- g) Stack Full Reset
- h) Stack Underflow Reset

Most registers are unaffected by a RESET. Their status is unknown on POR and unchanged by all other RESETS. The other registers are forced to a "RESET


state" on Power-on Reset, MCLR, WDT Reset, Brown-out Reset, MCLR Reset during SLEEP and by the RESET instruction.

Most registers are not affected by a WDT wake-up, since this is viewed as the resumption of normal operation. Status bits from the RCON register, RI, TO, PD, POR and BOR, are set or cleared differently in different RESET situations, as indicated in Table 3-2. These bits are used in software to determine the nature of the RESET. See Table 3-3 for a full description of the RESET states of all registers.

A simplified block diagram of the On-Chip Reset Circuit is shown in Figure 3-1.

The Enhanced MCU devices have a  $\overline{\text{MCLR}}$  noise filter in the  $\overline{\text{MCLR}}$  Reset path. The filter will detect and ignore small pulses. The  $\overline{\text{MCLR}}$  pin is not driven low by any internal RESETS, including the WDT.






## 3.1 Power-on Reset (POR)

A Power-on Reset pulse is generated on-chip when VDD rise is detected. To take advantage of the POR circuitry, tie the MCLR pin through a 1 k $\Omega$  to 10 k $\Omega$  resistor to VDD. This will eliminate external RC components usually needed to create a Power-on Reset delay. A minimum rise rate for VDD is specified (parameter D004). For a slow rise time, see Figure 3-2.

When the device starts normal operation (i.e., exits the RESET condition), device operating parameters (voltage, frequency, temperature, etc.) must be met to ensure operation. If these conditions are not met, the device must be held in RESET until the operating conditions are met.

FIGURE 3-2: EXTERNAL POWER-ON RESET CIRCUIT (FOR SLOW VDD POWER-UP)



## 3.2 Power-up Timer (PWRT)

The Power-up Timer provides a fixed nominal time-out (parameter #33) only on power-up from the POR. The Power-up Timer operates on an internal RC oscillator. The chip is kept in RESET as long as the PWRT is active. The PWRT's time delay allows VDD to rise to an acceptable level. A configuration bit is provided to enable/disable the PWRT.

The power-up time delay will vary from chip-to-chip due to VDD, temperature and process variation. See DC parameter #33 for details.

## 3.3 Oscillator Start-up Timer (OST)

The Oscillator Start-up Timer (OST) provides 1024 oscillator cycle (from OSC1 input) delay after the PWRT delay is over (parameter #32). This ensures that the crystal oscillator or resonator has started and stabilized.

The OST time-out is invoked only for XT, LP and HS modes and only on Power-on Reset, or wake-up from SLEEP.

## 3.4 PLL Lock Time-out

With the PLL enabled, the time-out sequence following a Power-on Reset is different from other oscillator modes. A portion of the Power-up Timer is used to provide a fixed time-out that is sufficient for the PLL to lock to the main oscillator frequency. This PLL lock time-out (TPLL) is typically 2 ms and follows the oscillator start-up time-out (OST).

## 3.5 Brown-out Reset (BOR)

A configuration bit, BOREN, can disable (if clear/programmed), or enable (if set) the Brown-out Reset circuitry. If VDD falls below parameter D005 for greater than parameter #35, the brown-out situation will reset the chip. A RESET may not occur if VDD falls below parameter D005 for less than parameter #35. The chip will remain in Brown-out Reset until VDD rises above BVDD. If the Power-up Timer is enabled, it will be invoked after VDD rises above BVDD; it then will keep the chip in RESET for an additional time delay (parameter #33). If VDD drops below BVDD while the Power-up Timer is running, the chip will go back into a Brown-out Reset and the Power-up Timer will be initialized. Once VDD rises above BVDD, the Power-up Timer will execute the additional time delay.

## 3.6 Time-out Sequence

On power-up, the time-out sequence is as follows: First, PWRT time-out is invoked after the POR time delay has expired. Then, OST is activated. The total time-out will vary based on oscillator configuration and the status of the PWRT. For example, in RC mode with the PWRT disabled, there will be no time-out at all. Figure 3-3, Figure 3-4, Figure 3-5, Figure 3-6 and Figure 3-7 depict time-out sequences on power-up.

Since the time-outs occur from the POR pulse, the time-outs will expire if MCLR is kept low long enough. Bringing MCLR high will begin execution immediately (Figure 3-5). This is useful for testing purposes, or to synchronize more than one PIC18FXX20 device operating in parallel.

Table 3-2 shows the RESET conditions for some Special Function Registers, while Table 3-3 shows the RESET conditions for all of the registers.

TABLE 3-1:	TIME-OUT IN VARIOUS SITUATIONS
------------	--------------------------------

Oscillator	Power-up	(2)	_	Wake-up from	
Configuration	PWRTE = 0   PWRTE = 1		Brown-out	SLEEP or Oscillator Switch	
HS with PLL enabled <sup>(1)</sup>	72 ms + 1024 Tosc + 2ms	1024 Tosc + 2 ms	72 ms <sup>(2)</sup> + 1024 Tosc + 2 ms	1024 Tosc + 2 ms	
HS, XT, LP	72 ms + 1024 Tosc	1024 Tosc	72 ms <sup>(2)</sup> + 1024 Tosc	1024 Tosc	
EC	72 ms	1.5 μs	72 ms <sup>(2)</sup>	1.5 μs <sup>(3)</sup>	
External RC	72 ms		72 ms <sup>(2)</sup>	_	

**Note 1:** 2 ms is the nominal time required for the 4xPLL to lock.

2: 72 ms is the nominal power-up timer delay, if implemented.

**3:** 1.5 μs is the recovery time from SLEEP. There is no recovery time from oscillator switch.

## REGISTER 3-1: RCON REGISTER BITS AND POSITIONS

R/W-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
IPEN	_	—	RI	TO	PD	POR	BOR
bit 7							bit 0

**Note 1:** Refer to Section 4.14 (page 60) for bit definitions.

## TABLE 3-2:STATUS BITS, THEIR SIGNIFICANCE AND THE INITIALIZATION CONDITION FOR<br/>RCON REGISTER

Condition	Program Counter	RCON Register	RI	то	PD	POR	BOR	STKFUL	STKUNF
Power-on Reset	0000h	01 1100	1	1	1	0	0	u	u
MCLR Reset during normal operation	0000h	0u uuuu	u	u	u	u	u	u	u
Software Reset during normal operation	0000h	00 uuuu	0	u	u	u	u	u	u
Stack Full Reset during normal operation	0000h	0u uull	u	u	u	u	u	u	1
Stack Underflow Reset during normal operation	0000h	0u uull	u	u	u	u	u	1	u
MCLR Reset during SLEEP	0000h	0u 10uu	u	1	0	u	u	u	u
WDT Reset	0000h	0u 01uu	1	0	1	u	u	u	u
WDT Wake-up	PC + 2	uu 00uu	u	0	0	u	u	u	u
Brown-out Reset	0000h	01 11u0	1	1	1	1	0	u	u
Interrupt wake-up from SLEEP	PC + 2 <sup>(1)</sup>	uu 00uu	u	1	0	u	u	u	u

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0'

**Note 1:** When the wake-up is due to an interrupt and the GIEH or GIEL bits are set, the PC is loaded with the interrupt vector (0x000008h or 0x000018h).

## PIC18FXX20

Register Applicable		e Devices	Power-on Reset, Brown-out Reset	MCLR Resets WDT Reset RESET Instruction Stack Resets	Wake-up via WDT or Interrupt
TOSU	PIC18F6X20	PIC18F8X20	0 0000	0 0000	0 uuuu <b>(3)</b>
TOSH	PIC18F6X20	PIC18F8X20	0000 0000	0000 0000	uuuu uuuu <sup>(3)</sup>
TOSL	PIC18F6X20	PIC18F8X20	0000 0000	0000 0000	uuuu uuuu <b>(3)</b>
STKPTR	PIC18F6X20	PIC18F8X20	00-0 0000	uu-0 0000	uu-u uuuu <sup>(3)</sup>
PCLATU	PIC18F6X20	PIC18F8X20	0 0000	0 0000	u uuuu
PCLATH	PIC18F6X20	PIC18F8X20	0000 0000	0000 0000	uuuu uuuu
PCL	PIC18F6X20	PIC18F8X20	0000 0000	0000 0000	PC + 2 <sup>(2)</sup>
TBLPTRU	PIC18F6X20	PIC18F8X20	00 0000	00 0000	uu uuuu
TBLPTRH	PIC18F6X20	PIC18F8X20	0000 0000	0000 0000	uuuu uuuu
TBLPTRL	PIC18F6X20	PIC18F8X20	0000 0000	0000 0000	uuuu uuuu
TABLAT	PIC18F6X20	PIC18F8X20	0000 0000	0000 0000	uuuu uuuu
PRODH	PIC18F6X20	PIC18F8X20	XXXX XXXX	uuuu uuuu	uuuu uuuu
PRODL	PIC18F6X20	PIC18F8X20	XXXX XXXX	uuuu uuuu	uuuu uuuu
INTCON	PIC18F6X20	PIC18F8X20	0000 0000	0000 0000	uuuu uuuu <b>(1)</b>
INTCON2	PIC18F6X20	PIC18F8X20	1111 1111	1111 1111	uuuu uuuu <b>(1)</b>
INTCON3	PIC18F6X20	PIC18F8X20	1100 0000	1100 0000	սսսս սսսս <b>(1)</b>
INDF0	PIC18F6X20	PIC18F8X20	N/A	N/A	N/A
POSTINC0	PIC18F6X20	PIC18F8X20	N/A	N/A	N/A
POSTDEC0	PIC18F6X20	PIC18F8X20	N/A	N/A	N/A
PREINC0	PIC18F6X20	PIC18F8X20	N/A	N/A	N/A
PLUSW0	PIC18F6X20	PIC18F8X20	N/A	N/A	N/A
FSR0H	PIC18F6X20	PIC18F8X20	xxxx	uuuu	uuuu
FSR0L	PIC18F6X20	PIC18F8X20	XXXX XXXX	uuuu uuuu	uuuu uuuu
WREG	PIC18F6X20	PIC18F8X20	XXXX XXXX	uuuu uuuu	uuuu uuuu
INDF1	PIC18F6X20	PIC18F8X20	N/A	N/A	N/A
POSTINC1	PIC18F6X20	PIC18F8X20	N/A	N/A	N/A
POSTDEC1	PIC18F6X20	PIC18F8X20	N/A	N/A	N/A
PREINC1	PIC18F6X20	PIC18F8X20	N/A	N/A	N/A
PLUSW1	PIC18F6X20	PIC18F8X20	N/A	N/A	N/A

## TABLE 3-3: INITIALIZATION CONDITIONS FOR ALL REGISTERS

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

**3:** When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

4: See Table 3-2 for RESET value for specific condition.

- **5:** Bit 6 of PORTA, LATA, and TRISA are enabled in ECIO and RCIO Oscillator modes only. In all other Oscillator modes, they are disabled and read '0'.
- 6: Bit 6 of PORTA, LATA and TRISA are not available on all devices. When unimplemented, they are read '0'.

Register Applicable Device		e Devices	Power-on Reset, Brown-out Reset	MCLR Resets WDT Reset RESET Instruction Stack Resets	Wake-up via WDT or Interrupt	
FSR1H	PIC18F6X20	PIC18F8X20	xxxx	uuuu	uuuu	
FSR1L	PIC18F6X20	PIC18F8X20	XXXX XXXX	uuuu uuuu	uuuu uuuu	
BSR	PIC18F6X20	PIC18F8X20	0000	0000	uuuu	
INDF2	PIC18F6X20	PIC18F8X20	N/A	N/A	N/A	
POSTINC2	PIC18F6X20	PIC18F8X20	N/A	N/A	N/A	
POSTDEC2	PIC18F6X20	PIC18F8X20	N/A	N/A	N/A	
PREINC2	PIC18F6X20	PIC18F8X20	N/A	N/A	N/A	
PLUSW2	PIC18F6X20	PIC18F8X20	N/A	N/A	N/A	
FSR2H	PIC18F6X20	PIC18F8X20	xxxx	uuuu	uuuu	
FSR2L	PIC18F6X20	PIC18F8X20	xxxx xxxx	uuuu uuuu	uuuu uuuu	
STATUS	PIC18F6X20	PIC18F8X20	x xxxx	u uuuu	u uuuu	
TMR0H	PIC18F6X20	PIC18F8X20	0000 0000	uuuu uuuu	uuuu uuuu	
TMR0L	PIC18F6X20	PIC18F8X20	XXXX XXXX	uuuu uuuu	uuuu uuuu	
TOCON	PIC18F6X20	PIC18F8X20	1111 1111	1111 1111	uuuu uuuu	
OSCCON	PIC18F6X20	PIC18F8X20	0	0	u	
LVDCON	PIC18F6X20	PIC18F8X20	00 0101	00 0101	uu uuuu	
WDTCON	PIC18F6X20	PIC18F8X20	0	0	u	
RCON <sup>(4)</sup>	PIC18F6X20	PIC18F8X20	0q 11qq	0q qquu	uu qquu	
TMR1H	PIC18F6X20	PIC18F8X20	xxxx xxxx	uuuu uuuu	uuuu uuuu	
TMR1L	PIC18F6X20	PIC18F8X20	xxxx xxxx	uuuu uuuu	uuuu uuuu	
T1CON	PIC18F6X20	PIC18F8X20	0-00 0000	u-uu uuuu	u-uu uuuu	
TMR2	PIC18F6X20	PIC18F8X20	0000 0000	0000 0000	uuuu uuuu	
PR2	PIC18F6X20	PIC18F8X20	1111 1111	1111 1111	1111 1111	
T2CON	PIC18F6X20	PIC18F8X20	-000 0000	-000 0000	-uuu uuuu	
SSPBUF	PIC18F6X20	PIC18F8X20	XXXX XXXX	uuuu uuuu	uuuu uuuu	
SSPADD	PIC18F6X20	PIC18F8X20	0000 0000	0000 0000	uuuu uuuu	
SSPSTAT	PIC18F6X20	PIC18F8X20	0000 0000	0000 0000	uuuu uuuu	
SSPCON1	PIC18F6X20	PIC18F8X20	0000 0000	0000 0000	uuuu uuuu	
SSPCON2	PIC18F6X20	PIC18F8X20	0000 0000	0000 0000	uuuu uuuu	

TABLE 3-3:	INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

**3:** When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

- 4: See Table 3-2 for RESET value for specific condition.
- **5:** Bit 6 of PORTA, LATA, and TRISA are enabled in ECIO and RCIO Oscillator modes only. In all other Oscillator modes, they are disabled and read '0'.
- 6: Bit 6 of PORTA, LATA and TRISA are not available on all devices. When unimplemented, they are read '0'.

## PIC18FXX20

Register			Power-on Reset, Brown-out Reset	MCLR Resets WDT Reset RESET Instruction Stack Resets	Wake-up via WDT or Interrupt	
ADRESH	PIC18F6X20	PIC18F8X20	XXXX XXXX	սսսս սսսս	սսսս սսսս	
ADRESL	PIC18F6X20	PIC18F8X20	xxxx xxxx	uuuu uuuu	uuuu uuuu	
ADCON0	PIC18F6X20	PIC18F8X20	00 0000	00 0000	uu uuuu	
ADCON1	PIC18F6X20	PIC18F8X20	00 0000	00 0000	uu uuuu	
ADCON2	PIC18F6X20	PIC18F8X20	0000	0000	uuuu	
CCPR1H	PIC18F6X20	PIC18F8X20	xxxx xxxx	uuuu uuuu	uuuu uuuu	
CCPR1L	PIC18F6X20	PIC18F8X20	xxxx xxxx	uuuu uuuu	uuuu uuuu	
CCP1CON	PIC18F6X20	PIC18F8X20	00 0000	00 0000	uu uuuu	
CCPR2H	PIC18F6X20	PIC18F8X20	xxxx xxxx	uuuu uuuu	uuuu uuuu	
CCPR2L	PIC18F6X20	PIC18F8X20	xxxx xxxx	uuuu uuuu	uuuu uuuu	
CCP2CON	PIC18F6X20	PIC18F8X20	00 0000	00 0000	uu uuuu	
CCPR3H	PIC18F6X20	PIC18F8X20	xxxx xxxx	uuuu uuuu	uuuu uuuu	
CCPR3L	PIC18F6X20	PIC18F8X20	xxxx xxxx	uuuu uuuu	uuuu uuuu	
CCP3CON	PIC18F6X20	PIC18F8X20	0000 0000	0000 0000	uuuu uuuu	
CVRCON	PIC18F6X20	PIC18F8X20	0000 0000	0000 0000	uuuu uuuu	
CMCON	PIC18F6X20	PIC18F8X20	0000 0000	0000 0000	uuuu uuuu	
TMR3H	PIC18F6X20	PIC18F8X20	XXXX XXXX	uuuu uuuu	uuuu uuuu	
TMR3L	PIC18F6X20	PIC18F8X20	XXXX XXXX	uuuu uuuu	uuuu uuuu	
T3CON	PIC18F6X20	PIC18F8X20	0000 0000	uuuu uuuu	uuuu uuuu	
PSPCON	PIC18F6X20	PIC18F8X20	0000	0000	uuuu	
SPBRG1	PIC18F6X20	PIC18F8X20	0000 0000	0000 0000	uuuu uuuu	
RCREG1	PIC18F6X20	PIC18F8X20	0000 0000	0000 0000	uuuu uuuu	
TXREG1	PIC18F6X20	PIC18F8X20	0000 0000	0000 0000	uuuu uuuu	
TXSTA1	PIC18F6X20	PIC18F8X20	0000 -010	0000 -010	uuuu -uuu	
RCSTA1	PIC18F6X20	PIC18F8X20	0000 000x	0000 000x	uuuu uuuu	
EEADRH	PIC18F6X20	PIC18F8X20	00	00	uu	
EEADR	PIC18F6X20	PIC18F8X20	0000 0000	0000 0000	uuuu uuuu	
EEDATA	PIC18F6X20	PIC18F8X20	0000 0000	0000 0000	uuuu uuuu	
EECON2	PIC18F6X20	PIC18F8X20	xx-0 x000	uu-0 u000	uu-0 u000	
EECON1	PIC18F6X20	PIC18F8X20				

## TABLE 3-3: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

**3:** When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

**4:** See Table 3-2 for RESET value for specific condition.

5: Bit 6 of PORTA, LATA, and TRISA are enabled in ECIO and RCIO Oscillator modes only. In all other Oscillator modes, they are disabled and read '0'.

6: Bit 6 of PORTA, LATA and TRISA are not available on all devices. When unimplemented, they are read '0'.

Register	Applicable Devices		Applicable Devices Power-on Reset, Brown-out Reset		Wake-up via WDT or Interrupt	
IPR3	PIC18F6X20	PIC18F8X20	11 1111	11 1111	uu uuuu	
PIR3	PIC18F6X20	PIC18F8X20	00 0000	00 0000	uu uuuu	
PIE3	PIC18F6X20	PIC18F8X20	00 0000	00 0000	uu uuuu	
IPR2	PIC18F6X20	PIC18F8X20	-1-1 1111	-1-1 1111	-u-u uuuu	
PIR2	PIC18F6X20	PIC18F8X20	-0-0 0000	-0-0 0000	-u-u uuuu <b>(1)</b>	
PIE2	PIC18F6X20	PIC18F8X20	-0-0 0000	-0-0 0000	-u-u uuuu	
IPR1	PIC18F6X20	PIC18F8X20	0111 1111	0111 1111	սսսս սսսս	
PIR1	PIC18F6X20	PIC18F8X20	0000 0000	0000 0000	uuuu uuuu <sup>(1)</sup>	
PIE1	PIC18F6X20	PIC18F8X20	0000 0000	0000 0000	սսսս սսսս	
MEMCON	PIC18F6X20	PIC18F8X20	0-0000	0-0000	u-uuuu	
TRISJ	PIC18F6X20	PIC18F8X20	1111 1111	1111 1111	uuuu uuuu	
TRISH	PIC18F6X20	PIC18F8X20	1111 1111	1111 1111	uuuu uuuu	
TRISG	PIC18F6X20	PIC18F8X20	1 1111	1 1111	u uuuu	
TRISF	PIC18F6X20	PIC18F8X20	1111 1111	1111 1111	uuuu uuuu	
TRISE	PIC18F6X20	PIC18F8X20	0000 -111	0000 -111	uuuu -uuu	
TRISD	PIC18F6X20	PIC18F8X20	1111 1111	1111 1111	uuuu uuuu	
TRISC	PIC18F6X20	PIC18F8X20	1111 1111	1111 1111	uuuu uuuu	
TRISB	PIC18F6X20	PIC18F8X20	1111 1111	1111 1111	uuuu uuuu	
TRISA <sup>(5,6)</sup>	PIC18F6X20	PIC18F8X20	-111 1111 <b>(5)</b>	-111 1111 <b>(5)</b>	-uuu uuuu <b>(5)</b>	
LATJ	PIC18F6X20	PIC18F8X20	XXXX XXXX	uuuu uuuu	uuuu uuuu	
LATH	PIC18F6X20	PIC18F8X20	XXXX XXXX	uuuu uuuu	uuuu uuuu	
LATG	PIC18F6X20	PIC18F8X20	x xxxx	u uuuu	u uuuu	
LATF	PIC18F6X20	PIC18F8X20	XXXX XXXX	uuuu uuuu	uuuu uuuu	
LATE	PIC18F6X20	PIC18F8X20	XXXX XXXX	սսսս սսսս	uuuu uuuu	
LATD	PIC18F6X20	PIC18F8X20	xxxx xxxx	սսսս սսսս	uuuu uuuu	
LATC	PIC18F6X20	PIC18F8X20	XXXX XXXX	uuuu uuuu	uuuu uuuu	
LATB	PIC18F6X20	PIC18F8X20	XXXX XXXX	սսսս սսսս	uuuu uuuu	
LATA <sup>(5,6)</sup>	PIC18F6X20	PIC18F8X20	- xxx xxxx (5)	-uuu uuuu <b>(5)</b>	-uuu uuuu <b>(5)</b>	

#### TABLE 3-3: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

**3:** When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

4: See Table 3-2 for RESET value for specific condition.

**5:** Bit 6 of PORTA, LATA, and TRISA are enabled in ECIO and RCIO Oscillator modes only. In all other Oscillator modes, they are disabled and read '0'.

6: Bit 6 of PORTA, LATA and TRISA are not available on all devices. When unimplemented, they are read '0'.

# PIC18FXX20

Register	Applicable Devices		Power-on Reset, Brown-out Reset	MCLR Resets WDT Reset RESET Instruction Stack Resets	Wake-up via WDT or Interrupt			
PORTJ	PIC18F6X20	PIC18F8X20	xxxx xxxx	uuuu uuuu	uuuu uuuu			
PORTH	PIC18F6X20	PIC18F8X20	0000 xxxx	0000 uuuu	uuuu uuuu			
PORTG	PIC18F6X20	PIC18F8X20	x xxxx	uuuu uuuu	u uuuu			
PORTF	PIC18F6X20	PIC18F8X20	x000 0000	u000 0000	u000 0000			
PORTE	PIC18F6X20	PIC18F8X20	000	000	uuu			
PORTD	PIC18F6X20	PIC18F8X20	XXXX XXXX	uuuu uuuu	սսսս սսսս			
PORTC	PIC18F6X20	PIC18F8X20	XXXX XXXX	uuuu uuuu	սսսս սսսս			
PORTB	PIC18F6X20	PIC18F8X20	XXXX XXXX	uuuu uuuu	սսսս սսսս			
PORTA <sup>(5,6)</sup>	PIC18F6X20	PIC18F8X20	-x0x 0000 <b>(5)</b>	-u0u 0000 <b>(5)</b>	-uuu uuuu <sup>(5)</sup>			
TMR4	PIC18F6X20	PIC18F8X20	0000 0000	0000 0000	սսսս սսսս			
PR4	PIC18F6X20	PIC18F8X20	1111 1111	1111 1111	սսսս սսսս			
T4CON	PIC18F6X20	PIC18F8X20	-000 0000	-000 0000	-uuu uuuu			
CCPR4H	PIC18F6X20	PIC18F8X20	xxxx xxxx	uuuu uuuu	սսսս սսսս			
CCPR4L	PIC18F6X20	PIC18F8X20	xxxx xxxx	uuuu uuuu	սսսս սսսս			
CCP4CON	PIC18F6X20	PIC18F8X20	0000 0000	0000 0000	սսսս սսսս			
CCPR5H	PIC18F6X20	PIC18F8X20	xxxx xxxx	uuuu uuuu	սսսս սսսս			
CCPR5L	PIC18F6X20	PIC18F8X20	xxxx xxxx	սսսս սսսս	սսսս սսսս			
CCP5CON	PIC18F6X20	PIC18F8X20	0000 0000	0000 0000	սսսս սսսս			
SPBRG2	PIC18F6X20	PIC18F8X20	0000 0000	0000 0000	սսսս սսսս			
RCREG2	PIC18F6X20	PIC18F8X20	0000 0000	0000 0000	սսսս սսսս			
TXREG2	PIC18F6X20	PIC18F8X20	0000 0000	0000 0000	սսսս սսսս			
TXSTA2	PIC18F6X20	PIC18F8X20	0000 -010	0000 -010	uuuu -uuu			
RCSTA2	PIC18F6X20	PIC18F8X20	x000 0000x	0000 000x	սսսս սսսս			

TABLE 3-3:	INITIALIZATION CONDITIONS FOR ALL REGISTERS (	CONTINUED)
	INTIALIZATION CONDITIONO I ON ALL NEOLOTENO	

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

**3:** When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

4: See Table 3-2 for RESET value for specific condition.

**5:** Bit 6 of PORTA, LATA, and TRISA are enabled in ECIO and RCIO Oscillator modes only. In all other Oscillator modes, they are disabled and read '0'.

6: Bit 6 of PORTA, LATA and TRISA are not available on all devices. When unimplemented, they are read '0'.






FIGURE 3-4: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 1







FIGURE 3-5: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 2



# PIC18FXX20



### FIGURE 3-7: TIME-OUT SEQUENCE ON POR W/ PLL ENABLED (MCLR TIED TO VDD VIA 1 k $\Omega$ RESISTOR)



# 4.0 MEMORY ORGANIZATION

There are three memory blocks in PIC18FXX20 devices. They are:

- Program Memory
- Data RAM
- Data EEPROM

Data and program memory use separate busses, which allows for concurrent access of these blocks. Additional detailed information for FLASH program memory and Data EEPROM is provided in Section 5.0 and Section 7.0, respectively.

In addition to on-chip FLASH, the PIC18F8X20 devices are also capable of accessing external program memory through an external memory bus. Depending on the selected Operating mode (discussed in Section 4.1.1), the controllers may access either internal or external program memory exclusively, or both internal and external memory in selected blocks. Additional information on the External Memory Interface is provided in Section 6.0.

# 4.1 Program Memory Organization

A 21-bit program counter is capable of addressing the 2-Mbyte program memory space. Accessing a location between the physically implemented memory and the 2-Mbyte address will cause a read of all '0's (a NOP instruction).

Devices in the PIC18FXX20 family can be divided into three groups, based on program memory size. The PIC18FX520 devices (PIC18F6520 and PIC18F8520) have 32 Kbytes of on-chip FLASH memory, equivalent to 16,384 single word instructions. The PIC18FX620 devices (PIC18F6620 and PIC18F8620) have 64 Kbytes of on-chip FLASH memory, equivalent to 32,768 single word instructions. Finally, the PIC18FX720 devices (PIC18F6720 and PIC18F8720) have 128 Kbytes of on-chip FLASH memory, equivalent to 65,536 single word instructions.

For all devices, the RESET vector address is at 0000h, and the interrupt vector addresses are at 0008h and 0018h.

The program memory maps for all of the PIC18FXX20 devices are compared in Figure 4-1.

# 4.1.1 PIC18F8X20 PROGRAM MEMORY MODES

PIC18F8X20 devices differ significantly from their PIC18 predecessors in their utilization of program memory. In addition to available on-chip FLASH program memory, these controllers can also address up to 2 Mbyte of external program memory through external memory interface. There are four distinct Operating modes available to the controllers:

- Microprocessor (MP)
- Microprocessor with Boot Block (MPBB)
- Extended Microcontroller (EMC)
- Microcontroller (MC)

The Program Memory mode is determined by setting the two Least Significant bits of the CONFIG3L configuration byte, as shown in Register 4-1. (See also Section 23.1 for additional details on the device configuration bits.)


The Program Memory modes operate as follows:

- The **Microprocessor Mode** permits access only to external program memory; the contents of the on-chip FLASH memory are ignored. The 21-bit program counter permits access to a 2-MByte linear program memory space.
- The Microprocessor with Boot Block Mode accesses on-chip FLASH memory from addresses 000000h to 0007FFh for PIC18F8520 devices, and from 000000h to 0001FFh for PIC18F8620 and PIC18F8720 devices. Above this, external program memory is accessed all the way up to the 2-MByte limit. Program execution automatically switches between the two memories, as required.
- The Microcontroller Mode accesses only on-chip FLASH memory. Attempts to read above the physical limit of the on-chip FLASH (7FFFh for the PIC18F8520, 0FFFFh for the PIC18F8620, 1FFFFh for the PIC18F8720) causes a read of all '0's (a NOP instruction). The Microcontroller mode is also the only Operating mode available to PIC18F6X20 devices.
- The Extended Microcontroller Mode allows access to both internal and external program memories as a single block. The device can access its entire on-chip FLASH memory; above this, the device accesses external program memory up to the 2-MByte program space limit. As with Boot Block mode, execution automatically switches between the two memories, as required.

In all modes, the microcontroller has complete access to data RAM and EEPROM.

Figure 4-2 compares the memory maps of the different Program Memory modes. The differences between on-chip and external memory access limitations are more fully explained in Table 4-1.

# PIC18FXX20



#### TABLE 4-1: MEMORY ACCESS FOR PIC18F8X20 PROGRAM MEMORY MODES

	Inte	rnal Program Men	nory	External Program Memory			
Operating Mode	Execution From	Table Read From	Table Write To	Execution From	Table Read From	Table Write To	
Microprocessor	No Access	No Access	No Access	Yes	Yes	Yes	
Microprocessor w/ Boot Block	Yes	Yes	Yes	Yes	Yes	Yes	
Microcontroller	Yes	Yes	Yes	No Access	No Access	No Access	
Extended Microcontroller	Yes	Yes	Yes	Yes	Yes	Yes	

# REGISTER 4-1: CONFIG3L CONFIGURATION BYTE

	R/P-1	U-0	U-0	U-0	U-0	U-0	R/P-1	R/P-1			
	WAIT		_	—	—	_	PM1	PM0			
	bit 7							bit 0			
bit 7	WAIT: Exte	rnal Bus Da	ta Wait Ena	ble bit							
		<ul> <li>1 = Wait selections unavailable, device will not wait</li> <li>0 = Wait programmed by WAIT1 and WAIT0 bits of MEMCOM register (MEMCOM&lt;5:4&gt;)</li> </ul>									
bit 6-2	Unimplem	ented: Read	1 as '0'								
bit 1-0	PM1:PM0:	Processor D	Data Memor	y Mode Sele	ct bits						
	11 = Micro	controller mo	ode								
		processor m									
		controller wi									
		ded Microco									
	Lagandi										
	Legend:										
	R = Reada	ble bit	P = Prog	rammable bit	U = Unim	plemented l	bit, read as '	0'			
	- n = Value	after erase	'1' = Bit is	s set	'0' = Bit is	s cleared	x = Bit is u	nknown			

#### FIGURE 4-2: MEMORY MAPS FOR PIC18F8X20 PROGRAM MEMORY MODES

	м	icroproce Mode (MI		w	icroproces ith Boot Bl Mode (MPB	ock		ontroller e (MC)		Extended Microcontro Mode (EMC	ller
	000000h		On-Chip Program Memory (No access)	000000h		On-Chip Program Memory	000000h	On-Chip Program Memory	000000h		On-Chip Program Memory
Program Space Execution		External Program Memory		Boot Boot+1	External Program Memory		Boundary Boundary+1	Reads '0's	Boundary Boundary		
		External Memory	On-Chip FLASH	1FFFFh	External Memory	On-Chip FLASH	1FFFFh	On-Chip FLASH	1FFFFh	External Memory	On-Chip FLASH
our	Device		roprocessor Boot	with Boot	Block, Mic Boot+		r and Extended M Boundary	licrocontroller n Bound		Avail Memory	
	PIC18F65	520	0007FF	h	00080	0h	007FFFh	0080	00h	M	
	PIC18F66	-	0001FF		00020	-	00FFFFh	0100		M	-
	PIC18F67	-	0001FF		00020	0h	01FFFFh	0200		M	-
	PIC18F85		0007FF		00080	-	007FFFh	0080		MP, MPBB,	
	PIC18F86	-	0001FF		00020	-	00FFFFh	0100		MP, MPBB,	,
	PIC18F87	20	0001FF	h	00020	0h	01FFFFh	0200	00h	MP, MPBB,	MC FMC

# 4.2 Return Address Stack

The return address stack allows any combination of up to 31 program calls and interrupts to occur. The PC (Program Counter) is pushed onto the stack when a CALL or RCALL instruction is executed, or an interrupt is acknowledged. The PC value is pulled off the stack on a RETURN, RETLW, or a RETFIE instruction. PCLATU and PCLATH are not affected by any of the RETURN or CALL instructions.

The stack operates as a 31-word by 21-bit RAM and a 5-bit stack pointer, with the stack pointer initialized to 00000b after all RESETS. There is no RAM associated with stack pointer 00000b. This is only a RESET value. During a CALL type instruction, causing a push onto the stack, the stack pointer is first incremented and the RAM location pointed to by the stack pointer is written with the contents of the PC. During a RETURN type instruction, causing a pop from the stack, the contents of the RAM location pointed to by the STKPTR are transferred to the PC and then the stack pointer is decremented.

The stack space is not part of either program or data space. The stack pointer is readable and writable, and the address on the top of the stack is readable and writable through SFR registers. Data can also be pushed to, or popped from, the stack using the top-of-stack SFRs. Status bits indicate if the stack pointer is at, or beyond the 31 levels provided.

#### 4.2.1 TOP-OF-STACK ACCESS

The top of the stack is readable and writable. Three register locations, TOSU, TOSH and TOSL hold the contents of the stack location pointed to by the STKPTR register. This allows users to implement a software stack if necessary. After a CALL, RCALL or interrupt, the software can read the pushed value by reading the TOSU, TOSH and TOSL registers. These values can be placed on a user defined software stack. At return time, the software can replace the TOSU, TOSH and TOSL and do a return.

The user must disable the global interrupt enable bits during this time to prevent inadvertent stack operations.

### 4.2.2 RETURN STACK POINTER (STKPTR)

The STKPTR register contains the stack pointer value, the STKFUL (stack full) status bit, and the STKUNF (stack underflow) status bits. Register 4-2 shows the STKPTR register. The value of the stack pointer can be 0 through 31. The stack pointer increments when values are pushed onto the stack and decrements when values are popped off the stack. At RESET, the stack pointer value will be '0'. The user may read and write the stack pointer value. This feature can be used by a Real-Time Operating System for return stack maintenance.

After the PC is pushed onto the stack 31 times (without popping any values off the stack), the STKFUL bit is set. The STKFUL bit can only be cleared in software or by a POR.

The action that takes place when the stack becomes full, depends on the state of the STVREN (Stack Overflow Reset Enable) configuration bit. Refer to Section 24.0 for a description of the device configuration bits. If STVREN is set (default), the 31st push will push the (PC + 2) value onto the stack, set the STKFUL bit, and reset the device. The STKFUL bit will remain set and the stack pointer will be set to '0'.

If STVREN is cleared, the STKFUL bit will be set on the 31st push and the stack pointer will increment to 31. Any additional pushes will not overwrite the 31st push, and STKPTR will remain at 31.

When the stack has been popped enough times to unload the stack, the next pop will return a value of zero to the PC and sets the STKUNF bit, while the stack pointer remains at '0'. The STKUNF bit will remain set until cleared in software or a POR occurs.

**Note:** Returning a value of zero to the PC on an underflow has the effect of vectoring the program to the RESET vector, where the stack conditions can be verified and appropriate actions can be taken.

#### **REGISTER 4-2:** STKPTR REGISTER

bit


bit

bit bit

	R/C-0	R/C-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
	STKFUL <sup>(1)</sup>	STKUNF <sup>(1)</sup>		SP4	SP3	SP2	SP1	SP0		
	bit 7							bit 0		
7	STKFUL: St	ack Full Flag	bit							
	1 = Stack be	came full or o	overflowed							
	0 = Stack ha	is not become	e full or over	flowed						
6	STKUNF: SI	tack Underflo	w Flag bit							
	1 = Stack un	derflow occu	rred							
	0 = Stack un	derflow did n	ot occur							
5	Unimpleme	nted: Read a	is '0'							
1-0	<b>SP4:SP0:</b> S	SP4:SP0: Stack Pointer Location bits								
	Note 1: Bit	t 7 and bit 6 c	an only be o	cleared in us	er software	or by a PO	R.			

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### FIGURE 4-3: RETURN ADDRESS STACK AND ASSOCIATED REGISTERS



#### 4.2.3 PUSH AND POP INSTRUCTIONS

Since the Top-of-Stack (TOS) is readable and writable, the ability to push values onto the stack and pull values off the stack, without disturbing normal program execution, is a desirable option. To push the current PC value onto the stack, a PUSH instruction can be executed. This will increment the stack pointer and load the current PC value onto the stack. TOSU, TOSH and TOSL can then be modified to place a return address on the stack.

The ability to pull the TOS value off of the stack and replace it with the value that was previously pushed onto the stack, without disturbing normal execution, is achieved by using the POP instruction. The POP instruction discards the current TOS by decrementing the stack pointer. The previous value pushed onto the stack then becomes the TOS value.

#### 4.2.4 STACK FULL/UNDERFLOW RESETS

These RESETS are enabled by programming the STVREN configuration bit. When the STVREN bit is disabled, a full or underflow condition will set the appropriate STKFUL or STKUNF bit, but not cause a device RESET. When the STVREN bit is enabled, a full or underflow condition will set the appropriate STKFUL or STKUNF bit and then cause a device RESET. The STKFUL or STKUNF bits are only cleared by the user software or a POR Reset.

# 4.3 Fast Register Stack

A "fast interrupt return" option is available for interrupts. A Fast Register Stack is provided for the STATUS, WREG and BSR registers and is only one in depth. The stack is not readable or writable and is loaded with the current value of the corresponding register when the processor vectors for an interrupt. The values in the registers are then loaded back into the working registers, if the FAST RETURN instruction is used to return from the interrupt.

A low or high priority interrupt source will push values into the stack registers. If both low and high priority interrupts are enabled, the stack registers cannot be used reliably for low priority interrupts. If a high priority interrupt occurs while servicing a low priority interrupt, the stack register values stored by the low priority interrupt will be overwritten.

If high priority interrupts are not disabled during low priority interrupts, users must save the key registers in software during a low priority interrupt.

If no interrupts are used, the fast register stack can be used to restore the STATUS, WREG and BSR registers at the end of a subroutine call. To use the fast register stack for a subroutine call, a FAST CALL instruction must be executed.

Example 4-1 shows a source code example that uses the fast register stack.

#### EXAMPLE 4-1: FAST REGISTER STACK CODE EXAMPLE

CALL SUB1, FAST	;STATUS, WREG, BSR
	;SAVED IN FAST REGISTER
	; STACK
•	
•	
SUB1 •	
•	
•	
RETURN FAST	;RESTORE VALUES SAVED
	; IN FAST REGISTER STACK

# FIGURE 4-4: CLOCK/INSTRUCTION CYCLE

#### 4.4 PCL, PCLATH and PCLATU

The program counter (PC) specifies the address of the instruction to fetch for execution. The PC is 21-bits wide. The low byte is called the PCL register; this register is readable and writable. The high byte is called the PCH register. This register contains the PC<15:8> bits and is not directly readable or writable; updates to the PCH register may be performed through the PCLATH register. The upper byte is called PCU. This register contains the PC<20:16> bits and is not directly readable or writable; updates to the PCU register may be performed through the PCLATH register. The upper byte is called PCU. This register contains the PC<20:16> bits and is not directly readable or writable; updates to the PCU register may be performed through the PCLATU register.


The PC addresses bytes in the program memory. To prevent the PC from becoming misaligned with word instructions, the LSB of the PCL is fixed to a value of '0'. The PC increments by 2 to address sequential instructions in the program memory.

The CALL, RCALL, GOTO and program branch instructions write to the program counter directly. For these instructions, the contents of PCLATH and PCLATU are not transferred to the program counter.

The contents of PCLATH and PCLATU will be transferred to the program counter by an operation that writes PCL. Similarly, the upper two bytes of the program counter will be transferred to PCLATH and PCLATU by an operation that reads PCL. This is useful for computed offsets to the PC (see Section 4.8.1).

# 4.5 Clocking Scheme/Instruction Cycle

The clock input (from OSC1) is internally divided by four to generate four non-overlapping quadrature clocks, namely Q1, Q2, Q3 and Q4. Internally, the program counter (PC) is incremented every Q1, the instruction is fetched from the program memory and latched into the instruction register in Q4. The instruction is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow are shown in Figure 4-4.



A fetch cycle begins with the program counter (PC)

In the execution cycle, the fetched instruction is latched

into the "Instruction Register" (IR) in cycle Q1. This

instruction is then decoded and executed during the

Q2, Q3, and Q4 cycles. Data memory is read during Q2

(operand read) and written during Q4 (destination

incrementing in Q1.

write).

# 4.6 Instruction Flow/Pipelining

An "Instruction Cycle" consists of four Q cycles (Q1, Q2, Q3 and Q4). The instruction fetch and execute are pipelined, such that fetch takes one instruction cycle, while decode and execute takes another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the program counter to change (e.g., GOTO) then two cycles are required to complete the instruction (Example 4-2).

#### EXAMPLE 4-2: INSTRUCTION PIPELINE FLOW

TCY5 TCY1 TCY2 TCY3 TCY4 TCY0 Fetch 1 Execute 1 1. MOVLW 55h 2. MOVWF PORTB Fetch 2 Execute 2 Fetch 3 Execute 3 3. BRA SUB 1 Fetch 4 PORTA, BIT3 (Forced NOP) Flush (NOP) 4. BSF Fetch SUB 5. Instruction @ address SUB 1 1 Execute SUB 1 All instructions are single cycle, except for any program branches. These take two cycles since the fetch instruction

is "flushed" from the pipeline, while the new instruction is being fetched and then executed.

# 4.7 Instructions in Program Memory

The program memory is addressed in bytes. Instructions are stored as two bytes or four bytes in program memory. The Least Significant Byte of an instruction word is always stored in a program memory location with an even address (LSB = 0). Figure 4-5 shows an example of how instruction words are stored in the program memory. To maintain alignment with instruction boundaries, the PC increments in steps of 2 and the LSB will always read '0' (see Section 4.4).

The CALL and GOTO instructions have an absolute program memory address embedded into the instruction. Since instructions are always stored on word boundaries, the data contained in the instruction is a word address. The word address is written to PC<20:1>, which accesses the desired byte address in program memory. Instruction #2 in Figure 4-5 shows how the instruction "GOTO 00006h" is encoded in the program memory. Program branch instructions, which encode a relative address offset, operate in the same manner. The offset value stored in a branch instruction represents the number of single word instructions that the PC will be offset by. Section 24.0 provides further details of the instruction set.

#### FIGURE 4-5: INSTRUCTIONS IN PROGRAM MEMORY

			LSB = 1	LSB = 0	Word Address $\downarrow$
	Program N				000000h
	Byte Locat	ions $\rightarrow$			000002h
					000004h
		-			000006h
Instruction 1:	MOVLW	055h	0Fh	55h	000008h
Instruction 2:	GOTO	000006h	EFh	03h	00000Ah
		-	F0h	00h	00000Ch
Instruction 3:	MOVFF	123h, 456h	Clh	23h	00000Eh
		-	F4h	56h	000010h
		-			000012h
		F			000014h

### 4.7.1 TWO-WORD INSTRUCTIONS

The PIC18FXX20 devices have four two-word instructions: MOVFF, CALL, GOTO and LFSR. The second word of these instructions has the 4 MSBs set to '1's and is a special kind of NOP instruction. The lower 12 bits of the second word contain data to be used by the instruction. If the first word of the instruction is executed, the data in the second word is accessed. If the second word of the instruction is executed by itself (first word was skipped), it will execute as a NOP. This action is necessary when the two-word instruction is preceded by a conditional instruction that changes the PC. A program example that demonstrates this concept is shown in Example 4-3. Refer to Section 19.0 for further details of the instruction set.

EXAMPLE 4-3:	<b>TWO-WORD INSTRUCTIONS</b>

CASE 1:								
Object Code	Source Code							
0110 0110 0000 0000	TSTFSZ REG1	; is RAM location 0?						
1100 0001 0010 0011	MOVFF REG1, REG2	; No, execute 2-word instruction						
1111 0100 0101 0110		; 2nd operand holds address of REG2						
0010 0100 0000 0000	ADDWF REG3	; continue code						
CASE 2:								

Object Code	Source Code	
0110 0110 0000 0000	TSTFSZ REG1	; is RAM location 0?
1100 0001 0010 0011	MOVFF REG1, REG2	; Yes
1111 0100 0101 0110		; 2nd operand becomes NOP
0010 0100 0000 0000	ADDWF REG3	; continue code

# 4.8 Lookup Tables

Lookup tables are implemented two ways. These are:

- Computed GOTO
- Table Reads

#### 4.8.1 COMPUTED GOTO

A computed GOTO is accomplished by adding an offset to the program counter (ADDWF PCL).

A lookup table can be formed with an ADDWF PCL instruction and a group of RETLW 0xnn instructions. WREG is loaded with an offset into the table before executing a call to that table. The first instruction of the called routine is the ADDWF PCL instruction. The next instruction executed will be one of the RETLW 0xnn instructions, that returns the value 0xnn to the calling function.

The offset value (value in WREG) specifies the number of bytes that the program counter should advance.

In this method, only one data byte may be stored in each instruction location and room on the return address stack is required.

# 4.8.2 TABLE READS/TABLE WRITES

A better method of storing data in program memory allows 2 bytes of data to be stored in each instruction location.

Lookup table data may be stored 2 bytes per program word by using table reads and writes. The table pointer (TBLPTR) specifies the byte address and the table latch (TABLAT) contains the data that is read from, or written to program memory. Data is transferred to/from program memory, one byte at a time.

A description of the Table Read/Table Write operation is shown in Section 5.0.

# 4.9 Data Memory Organization

The data memory is implemented as static RAM. Each register in the data memory has a 12-bit address, allowing up to 4096 bytes of data memory. The data memory map is in turn divided into 16 banks of 256 bytes each. The lower 4 bits of the Bank Select Register (BSR<3:0>) select which bank will be accessed. The upper 4 bits for the BSR are not implemented.

The data memory space contains both Special Function Registers (SFR) and General Purpose Registers (GPR). The SFRs are used for control and status of the controller and peripheral functions, while GPRs are used for data storage and scratch pad operations in the user's application. The SFRs start at the last location of Bank 15 (0FFFh) and extend downwards. Any remaining space beyond the SFRs in the Bank may be implemented as GPRs. GPRs start at the first location of Bank 0 and grow upwards. Any read of an unimplemented location will read as '0's.

PIC18FX520 devices have 2048 bytes of data RAM, extending from Bank 0 to Bank 7 (000h through 7FFh). PIC18FX620 and PIC18FX720 devices have 3840 bytes of data RAM, extending from Bank 0 to Bank 14 (000h through EFFh). The organization of the data memory space for these devices is shown in Figure 4-6 and Figure 4-7.

The entire data memory may be accessed directly or indirectly. Direct addressing may require the use of the BSR register. Indirect addressing requires the use of a File Select Register (FSRn) and a corresponding Indirect File Operand (INDFn). Each FSR holds a 12-bit address value that can be used to access any location in the Data Memory map without banking.

The instruction set and architecture allow operations across all banks. This may be accomplished by indirect addressing, or by the use of the MOVFF instruction. The MOVFF instruction is a two-word/two-cycle instruction that moves a value from one register to another.

To ensure that commonly used registers (SFRs and select GPRs) can be accessed in a single cycle, regardless of the current BSR values, an Access Bank is implemented. A segment of Bank 0 and a segment of Bank 15 comprise the Access RAM. Section 4.10 provides a detailed description of the Access RAM.

#### 4.9.1 GENERAL PURPOSE REGISTER FILE

The register file can be accessed either directly or indirectly. Indirect addressing operates using a File Select Register and corresponding Indirect File Operand. The operation of indirect addressing is shown in Section 4.12.

Enhanced MCU devices may have banked memory in the GPR area. GPRs are not initialized by a Power-on Reset and are unchanged on all other RESETS.


Data RAM is available for use as general purpose registers by all instructions. The top section of Bank 15 (F60h to FFFh) contains SFRs. All other banks of data memory contain GPR registers, starting with Bank 0.

#### 4.9.2 SPECIAL FUNCTION REGISTERS


The Special Function Registers (SFRs) are registers used by the CPU and Peripheral Modules for controlling the desired operation of the device. These registers are implemented as static RAM. A list of these registers is given in Table 4-2 and Table 4-3.

The SFRs can be classified into two sets: those associated with the "core" function and those related to the peripheral functions. Those registers related to the "core" are described in this section, while those related to the operation of the peripheral features are described in the section of that peripheral feature. The SFRs are typically distributed among the peripherals whose functions they control.

The unused SFR locations are unimplemented and read as '0's. The addresses for the SFRs are listed in Table 4-2.



# FIGURE 4-6: DATA MEMORY MAP FOR PIC18FX520 DEVICES



#### FIGURE 4-7: DATA MEMORY MAP FOR PIC18FX620 AND PIC18FX720 DEVICES

#### **TABLE 4-2:** SPECIAL FUNCTION REGISTER MAP

Address	Name	Address	Name	Address	Name	Address	Name
FFFh	TOSU	FDFh	INDF2 <sup>(3)</sup>	FBFh	CCPR1H	F9Fh	IPR1
FFEh	TOSH	FDEh	POSTINC2 <sup>(3)</sup>	FBEh	CCPR1L	F9Eh	PIR1
FFDh	TOSL	FDDh	POSTDEC2(3)	FBDh	CCP1CON	F9Dh	PIE1
FFCh	STKPTR	FDCh	PREINC2 <sup>(3)</sup>	FBCh	CCPR2H	F9Ch	MEMCON <sup>(2)</sup>
FFBh	PCLATU	FDBh	PLUSW2 <sup>(3)</sup>	FBBh	CCPR2L	F9Bh	(1)
FFAh	PCLATH	FDAh	FSR2H	FBAh	CCP2CON	F9Ah	TRISJ <sup>(2)</sup>
FF9h	PCL	FD9h	FSR2L	FB9h	CCPR3H	F99h	TRISH <sup>(2)</sup>
FF8h	TBLPTRU	FD8h	STATUS	FB8h	CCPR3L	F98h	TRISG
FF7h	TBLPTRH	FD7h	TMR0H	FB7h	CCP3CON	F97h	TRISF
FF6h	TBLPTRL	FD6h	TMR0L	FB6h	(1)	F96h	TRISE
FF5h	TABLAT	FD5h	TOCON	FB5h	CVRCON	F95h	TRISD
FF4h	PRODH	FD4h	(1)	FB4h	CMCON	F94h	TRISC
FF3h	PRODL	FD3h	OSCCON	FB3h	TMR3H	F93h	TRISB
FF2h	INTCON	FD2h	LVDCON	FB2h	TMR3L	F92h	TRISA
FF1h	INTCON2	FD1h	WDTCON	FB1h	T3CON	F91h	LATJ <sup>(2)</sup>
FF0h	INTCON3	FD0h	RCON	FB0h	PSPCON	F90h	LATH <sup>(2)</sup>
FEFh	INDF0 <sup>(3)</sup>	FCFh	TMR1H	FAFh	SPBRG1	F8Fh	LATG
FEEh	POSTINC0 <sup>(3)</sup>	FCEh	TMR1L	FAEh	RCREG1	F8Eh	LATF
FEDh	POSTDEC0 <sup>(3)</sup>	FCDh	T1CON	FADh	TXREG1	F8Dh	LATE
FECh	PREINC0 <sup>(3)</sup>	FCCh	TMR2	FACh	TXSTA1	F8Ch	LATD
FEBh	PLUSW0 <sup>(3)</sup>	FCBh	PR2	FABh	RCSTA1	F8Bh	LATC
FEAh	FSR0H	FCAh	T2CON	FAAh	EEADRH	F8Ah	LATB
FE9h	FSR0L	FC9h	SSPBUF	FA9h	EEADR	F89h	LATA
FE8h	WREG	FC8h	SSPADD	FA8h	EEDATA	F88h	PORTJ <sup>(2)</sup>
FE7h	INDF1 <sup>(3)</sup>	FC7h	SSPSTAT	FA7h	EECON2	F87h	PORTH <sup>(2)</sup>
FE6h	POSTINC1 <sup>(3)</sup>	FC6h	SSPCON1	FA6h	EECON1	F86h	PORTG
FE5h	POSTDEC1 <sup>(3)</sup>	FC5h	SSPCON2	FA5h	IPR3	F85h	PORTF
FE4h	PREINC1 <sup>(3)</sup>	FC4h	ADRESH	FA4h	PIR3	F84h	PORTE
FE3h	PLUSW1 <sup>(3)</sup>	FC3h	ADRESL	FA3h	PIE3	F83h	PORTD
FE2h	FSR1H	FC2h	ADCON0	FA2h	IPR2	F82h	PORTC
FE1h	FSR1L	FC1h	ADCON1	FA1h	PIR2	F81h	PORTB
FE0h	BSR	FC0h	ADCON2	FA0h	PIE2	F80h	PORTA

Note 1: Unimplemented registers are read as '0'.2: This register is not available on PIC18FX520 and PIC18F6X20 devices.

3: This is not a physical register.

# TABLE 4-2: SPECIAL FUNCTION REGISTER MAP (CONTINUED)

Address	Name	Address	Name	Address	Name	Address	Name
F7Fh	(1)	F5Fh	(1)	F3Fh	(1)	F1Fh	(1)
F7Eh	(1)	F5Eh	(1)	F3Eh	(1)	F1Eh	(1)
F7Dh	(1)	F5Dh	(1)	F3Dh	(1)	F1Dh	(1)
F7Ch	(1)	F5Ch	(1)	F3Ch	_(1)	F1Ch	(1)
F7Bh	(1)	F5Bh	(1)	F3Bh	_(1)	F1Bh	(1)
F7Ah	(1)	F5Ah	(1)	F3Ah	(1)	F1Ah	(1)
F79h	(1)	F59h	(1)	F39h	(1)	F19h	(1)
F78h	TMR4	F58h	(1)	F38h	(1)	F18h	(1)
F77h	PR4	F57h	(1)	F37h	(1)	F17h	(1)
F76h	T4CON	F56h	(1)	F36h	(1)	F16h	(1)
F75h	CCPR4H	F55h	(1)	F35h	(1)	F15h	(1)
F74h	CCPR4L	F54h	(1)	F34h	(1)	F14h	(1)
F73h	CCP4CON	F53h	(1)	F33h	(1)	F13h	(1)
F72h	CCPR5H	F52h	(1)	F32h	(1)	F12h	(1)
F71h	CCPR5L	F51h	(1)	F31h	_(1)	F11h	(1)
F70h	CCP5CON	F50h	(1)	F30h	(1)	F10h	(1)
F6Fh	SPBRG2	F4Fh	(1)	F2Fh	(1)	F0Fh	(1)
F6Eh	RCREG2	F4Eh	(1)	F2Eh	(1)	F0Eh	(1)
F6Dh	TXREG2	F4Dh	(1)	F2Dh	(1)	F0Dh	(1)
F6Ch	TXSTA2	F4Ch	(1)	F2Ch	(1)	F0Ch	(1)
F6Bh	RCSTA2	F4Bh	(1)	F2Bh	_(1)	F0Bh	(1)
F6Ah	(1)	F4Ah	(1)	F2Ah	(1)	F0Ah	(1)
F69h	(1)	F49h	(1)	F29h	(1)	F09h	(1)
F68h	(1)	F48h	(1)	F28h	(1)	F08h	(1)
F67h	(1)	F47h	(1)	F27h	(1)	F07h	(1)
F66h	(1)	F46h	(1)	F26h	(1)	F06h	(1)
F65h	(1)	F45h	(1)	F25h	_(1)	F05h	_(1)
F64h	(1)	F44h	(1)	F24h	(1)	F04h	(1)
F63h	(1)	F43h	(1)	F23h	(1)	F03h	(1)
F62h	(1)	F42h	(1)	F22h	_(1)	F02h	_(1)
F61h	(1)	F41h	(1)	F21h	_(1)	F01h	(1)
F60h	(1)	F40h	(1)	F20h	(1)	F00h	(1)

Note 1: Unimplemented registers are read as '0'.

2: This register is not available on PIC18F6X20 devices.

3: This is not a physical register.

#### TABLE 4-3: REGISTER FILE SUMMARY

File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page:	
TOSU	Top-of-Stack Upper Byte (TOS<20:16>)								0 0000	32, 42	
TOSH	Top-of-Stac	Top-of-Stack High Byte (TOS<15:8>)								32, 42	
TOSL	Top-of-Stac	k Low Byte (1	<sup>-</sup> OS<7:0>)						0000 0000	32, 42	
STKPTR	STKFUL	STKUNF	_	Return Stack	k Pointer				00-0 0000	32, 43	
PCLATU	—		bit21	Holding Reg	ister for PC<	20:16>			10 0000	32, 44	
PCLATH	Holding Reg	olding Register for PC<15:8> 0000 0000									
PCL	PC Low By	te (PC<7:0>)							0000 0000	32, 44	
TBLPTRU	—	_	bit21 <sup>(2)</sup>	Program Me	mory Table P	ointer Upper	Byte (TBLPTF	R<20:16>)	00 0000	32, 64	
TBLPTRH	Program M	emory Table F	Pointer High	Byte (TBLPT	R<15:8>)				0000 0000	32, 64	
TBLPTRL	Program Me	emory Table F	Pointer Low E	Byte (TBLPTF	R<7:0>)				0000 0000	32, 64	
TABLAT	Program Me	emory Table I	atch						0000 0000	32, 64	
PRODH	Product Re	gister High By	/te						xxxx xxxx	32, 85	
PRODL	Product Re	gister Low By	te						xxxx xxxx	32, 85	
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INTOIF	RBIF	0000 0000	32, 89	
INTCON2	RBPU	INTEDG0	INTEDG1	INTEDG2	INTEDG3	TMR0IP	INT3IP	RBIP	1111 1111	32, 90	
INTCON3	INT2IP	INT1IP	INT3IE	INT2IE	INT1IE	INT3IF	INT2IF	INT1IF	1100 0000	32, 91	
INDF0	Uses conter	nts of FSR0 to	address data	a memory - va	alue of FSR0	not changed (	not a physical	register)	n/a	57	
POSTINC0	Uses contents of FSR0 to address data memory - value of FSR0 post-incremented n/a (not a physical register)								n/a	57	
POSTDEC0	Uses contents of FSR0 to address data memory - value of FSR0 post-decremented (not a physical register)								n/a	57	
PREINC0	Uses conter	nts of FSR0 to	address data	a memory - va	alue of FSR0 p	ore-increment	ed (not a phys	sical register)	n/a	57	
PLUSW0		nts of FSR0 to cal register) -				•	ented		n/a	57	
FSR0H	_			_	Indirect Data	a Memory Ad	dress Pointer	0 High Byte	0000	32, 57	
FSR0L	Indirect Dat	a Memory Ad	dress Pointe	r 0 Low Byte					xxxx xxxx	32, 57	
WREG	Working Re	gister							xxxx xxxx	32	
INDF1	Uses conte	nts of FSR1 to	o address da	ta memory -	value of FSR	1 not change	d (not a phys	ical register)	n/a	57	
POSTINC1	Uses conte (not a physi	nts of FSR1 to cal register)	o address da	ta memory -	value of FSR	1 post-incren	nented		n/a	57	
POSTDEC1		nts of FSR1 to cal register)	o address da	ta memory -	value of FSR	1 post-decrei	mented		n/a	57	
PREINC1		nts of FSR1 to cal register)	o address da	ta memory -	value of FSR	1 pre-increm	ented		n/a	57	
PLUSW1		nts of FSR1 to cal register) -					ented		n/a	57	
FSR1H		_	_	_	Indirect Data	a Memory Ad	dress Pointer	1 High Byte	0000	33, 57	
FSR1L	Indirect Dat	a Memory Ad	dress Pointe	r 1 Low Byte					xxxx xxxx	33, 57	
BSR	—	—	—	—	Bank Select	Register			0000	33, 56	
INDF2	Uses conte	nts of FSR2 to	o address da	ta memory -		-	d (not a phys	ical register)	n/a	57	
POSTINC2		nts of FSR2 to							n/a	57	
POSTDEC2		nts of FSR2 to	o address da	ta memory -	value of FSR	2 post-decrei	mented		n/a	57	

Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition

Note 1: RA6 and associated bits are configured as port pins in RCIO and ECIO Oscillator mode only and read '0' in all other Oscillator modes.

2: Bit 21 of the TBLPTRU allows access to the device configuration bits.

File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value o POR, BO		Details on page:
PREINC2		nts of FSR2 t cal register)	o address da	ta memory -	value of FSR	2 pre-increm	ented	-	n/a		57
PLUSW2		nts of FSR2 t cal register) -		n/a		57					
FSR2H	_	_	_	_	Indirect Data	Memory Ad	dress Pointer	2 High Byte	00	00	33, 57
FSR2L	Indirect Dat	a Memory Ac	dress Pointe	r 2 Low Byte	•				XXXX XX	xx	33, 57
STATUS	_	_	_	N	OV	Z	DC	С	x xx	xx	33, 59
TMR0H	Timer0 Reg	ister High By	te						0000 00	00	33, 133
TMR0L	Timer0 Reg	ister Low Byt	е						XXXX XX	xx	33, 133
TOCON	TMR0ON	T08BIT	TOCS	T0SE	PSA	T0PS2	T0PS1	T0PS0	1111 11	11	33, 131
OSCCON	_	_	_	—	_	_	_	SCS		- 0	25, 33
LVDCON	—	—	IRVST	LVDEN	LVDL3	LVDL2	LVDL1	LVDL0	00 01	.01	33, 235
WDTCON	_	_	_	—	_	_	_	SWDTE		- 0	33, 250
RCON	IPEN	—	-	RI	TO	PD	POR	BOR	01 11	qq	33, 60, 101
TMR1H	Timer1 Reg	ister High By	te						XXXX XX	xx	33, 135
TMR1L	Timer1 Reg	ister Low Byt	e						XXXX XX	xx	33, 135
T1CON	RD16	_	T1CKPS1	T1CKPS0	T10SCEN	T1SYNC	TMR1CS	TMR10N	0-00 00	00	33, 135
TMR2	Timer2 Reg	ister							0000 00	00	33, 141
PR2	Timer2 Peri	od Register							1111 11	.11	33, 142
T2CON	_	Ű.	T2OUTPS2	T2OUTPS1	T2OUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 00	00	33, 141
SSPBUF	SSP Receiv	/e Buffer/Trar	ismit Registe	er					XXXX XX	xx	33, 157
SSPADD	SSP Addres	ss Register in	I <sup>2</sup> C Slave m	ode. SSP Ba	ud Rate Relo	ad Register	in I <sup>2</sup> C Master	mode.	0000 00	00	33, 166
SSPSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	0000 00	00	33, 158
SSPCON1	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 00	00	33, 159
SSPCON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	0000 00	00	33, 169
ADRESH	A/D Result	Register High	Byte						XXXX XX	xx	34, 221
ADRESL		Register Low							XXXX XX	xx	34, 221
ADCON0	_	_	CHS3	CHS2	CHS1	CHS0	GO/DONE	ADON	00 00	00	34, 213
ADCON1	_	_	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0	00 00	00	34, 214
ADCON2	ADFM	_	_	_	_	ADCS2	ADCS1	ADCS0	00	00	34, 215
CCPR1H	Capture/Co	mpare/PWM	Register1 Hi	gh Byte			1		XXXX XX	xx	153, 155
CCPR1L	Capture/Co	mpare/PWM	Register1 Lo	ow Byte					XXXX XX	xx	153, 155
CCP1CON	—	—	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00 00	00	34, 149
CCPR2H	Capture/Co	mpare/PWM	Register2 Hi	gh Byte		-		•	XXXX XX	xx	34, 153
CCPR2L	Capture/Co	mpare/PWM	Register2 Lo	w Byte					XXXX XX	xx	34, 153
CCP2CON	—	—	DC2B1	DC2B0	CCP2M3	CCP2M2	CCP2M1	CCP2M0	00 00	00	34, 149
CCPR3H	Capture/Co	mpare/PWM	Register3 Hi	gh Byte					XXXX XX	xx	34, 153
CCPR3L	Capture/Co	mpare/PWM	Register3 Lo	w Byte					XXXX XX	xx	34, 153
CCP3CON	—	—	DC3B1	DC3B0	CCP3M3	CCP3M2	CCP3M1	CCP3M0	00 00	00	34, 149
CVRCON	CVREN	CVROE	CVRR	CVRSS	CVR3	CVR2	CVR1	CVR0			34, 229

Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition

Note 1: RA6 and associated bits are configured as port pins in RCIO and ECIO Oscillator mode only and read '0' in all other Oscillator modes.

2: Bit 21 of the TBLPTRU allows access to the device configuration bits.

#### TABLE 4-3: REGISTER FILE SUMMARY (CONTINUED)

File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page:
CMCON	C2OUT	C1OUT	C2INV	C1INV	CIS	CM2	CM1	CM0	0000 0000	34, 223
TMR3H	Timer3 Register High Byte								xxxx xxxx	34, 143
TMR3L	Timer3 Reg	ister Low Byt	е						XXXX XXXX	34, 143
T3CON	RD16	T3CCP2	T3CKPS1	T3CKPS0	T3CCP1	T3SYNC	TMR3CS	TMR3ON	0000 0000	34, 143
PSPCON	IBF	OBF	IBOV	PSPMODE	_	_	_	—	0000	34, 129
SPBRG1	USART1 Ba	aud Rate Ger	nerator						0000 0000	34, 205
RCREG1	USART1 Re	eceive Regist	er						0000 0000	34, 207
TXREG1	USART1 Tr	ansmit Regis	ter						0000 0000	34,205
TXSTA1	CSRC	TX9	TXEN	SYNC	—	BRGH	TRMT	TX9D	0000 -010	34, 198
RCSTA1	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	34, 199
EEADRH	_	_	_	_	_	_	EE Adr Re	gister High	00	34, 83
EEADR	Data EEPR	OM Address	Register						0000 0000	34, 83
EEDATA	Data EEPR	OM Data Reg	gister						0000 0000	34, 83
EECON2	Data EEPR	OM Control F	Register 2 (no	ot a physical r	egister)					34, 83
EECON1	EEPGD	CFGS	_	FREE	WRERR	WREN	WR	RD	00-0 x000	34, 80
IPR3	_	_	RC2IP	TX2IP	TMR4IP	CCP5IP	CCP4IP	CCP3IP	11 1111	35, 100
PIR3	—	—	RC2IF	TX2IF	TMR4IF	CCP5IF	CCP4IF	CCP3IF	00 0000	35, 94
PIE3	—	—	RC2IE	TX2IE	TMR4IE	CCP5IE	CCP4IE	CCP3IE	00 0000	35, 97
IPR2	_	CMIP	_	EEIP	BCLIP	LVDIP	TMR3IP	CCP2IP	-1-1 1111	35, 99
PIR2	_	CMIF	_	EEIF	BCLIF	LVDIF	TMR3IF	CCP2IF	-0-0 0000	35, 93
PIE2	_	CMIE	_	EEIE	BCLIE	LVDIE	TMR3IE	CCP2IE	-0-0 0000	35, 96
IPR1	PSPIP	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	0111 1111	35, 98
PIR1	PSPIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	35, 92
PIE1	PSPIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	35, 95
MEMCON <sup>(3)</sup>	EBDIS	_	WAIT1	WAIT0	_	_	WM1	WM0	0-0000	35, 71
TRISJ <sup>(3)</sup>	Data Directi	on Control R	egister for P	ORTJ					1111 1111	35, 127
TRISH <sup>(3)</sup>	Data Directi	ion Control R	egister for P	ORTH					1111 1111	35, 124
TRISG	—	—	—	Data Directio	on Control Re	gister for PO	RTG		1 1111	35, 121
TRISF	Data Directi	on Control R	egister for P	ORTF					1111 1111	35, 119
TRISE	Data Directi	ion Control R	egister for PO	ORTE					1111 1111	35, 116
TRISD	Data Directi	ion Control R	egister for PO	ORTD					1111 1111	35, 113
TRISC	Data Directi	ion Control R	egister for P	ORTC					1111 1111	35, 109
TRISB	Data Directi	ion Control R	egister for PO	ORTB					1111 1111	35, 106
TRISA	_	TRISA6 <sup>(1)</sup>	Data Directi	on Control Re	egister for PC	RTA			-111 1111	35, 103
LATJ <sup>(3)</sup>	Read PORT	J Data Latch	, Write POR	TJ Data Latch	1				xxxx xxxx	35, 127
LATH <sup>(3)</sup>	Read PORT	TH Data Latc	n, Write POR	TH Data Lato	h				xxxx xxxx	35, 124
LATG	—	—	—	r		, Write POR	G Data Latcl	n	x xxxx	35, 121
LATF	Read PORT	FF Data Latch	n, Write POR	TF Data Latc	h				xxxx xxxx	
LATE	Read PORT	FE Data Latcl	n, Write POR	TE Data Latc	h				xxxx xxxx	35, 116
LATD	Read PORT	TD Data Latc	n, Write POR	TD Data Lato	h				xxxx xxxx	35, 111
LATC				TC Data Lato					xxxx xxxx	
LATB	Read PORT	FB Data Latcl	n, Write POR	TB Data Latc	h				xxxx xxxx	
	Read PORTB Data Latch, Write PORTB Data Latch $xxxx xxxx 35$ , = unknown $y_1$ = unchanged - = unimplemented $g_1$ = value depends on condition									

Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition

Note 1: RA6 and associated bits are configured as port pins in RCIO and ECIO Oscillator mode only and read '0' in all other Oscillator modes.

**2:** Bit 21 of the TBLPTRU allows access to the device configuration bits.

File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page:
LATA	_	LATA6 <sup>(1)</sup>	Read PORT	A Data Latch	n, Write PORT	A Data Latch	)(1)		-xxx xxxx	35, 103
PORTJ <sup>(3)</sup>	Read PORT	ead PORTJ pins, Write PORTJ Data Latch								
PORTH <sup>(3)</sup>	Read PORT	ΓH pins, Write	PORTH Da	ta Latch					xxxx xxxx	36, 124
PORTG	_	— — Read PORTG pins, Write PORTG Data Latch								
PORTF	Read PORT	FF pins, Write	PORTF Dat	a Latch					xxxx xxxx	36, 119
PORTE	Read PORT	TE pins, Write	PORTE Dat	ta Latch					xxxx xxxx	36, 114
PORTD	Read PORT	۲D pins, Write	PORTD Da	ta Latch					xxxx xxxx	36, 111
PORTC	Read PORT	Read PORTC pins, Write PORTC Data Latch								36, 109
PORTB	Read PORT	Read PORTB pins, Write PORTB Data Latch							xxxx xxxx	36, 106
PORTA		<ul> <li>RA6<sup>(1)</sup> Read PORTA pins, Write PORTA Data Latch<sup>(1)</sup></li> </ul>							-x0x 0000	36, 103
TMR4	Timer4 Reg	ister							0000 0000	36, 148
PR4	Timer4 Peri	od Register							1111 1111	36, 148
T4CON		T4OUTPS3	T4OUTPS2	T4OUTPS1	T4OUTPS0	TMR4ON	T4CKPS1	T4CKPS0	-000 0000	36, 147
CCPR4H	Capture/Co	mpare/PWM	Register 4 H	igh Byte					xxxx xxxx	36, 153
CCPR4L	Capture/Co	mpare/PWM	Register 4 Lo	ow Byte					xxxx xxxx	36, 153
CCP4CON	—	_	DC4B1	DC4B0	CCP4M3	CCP4M2	CCP4M1	CCP4M0	0000 0000	36, 149
CCPR5H	Capture/Co	mpare/PWM	Register 5 H	igh Byte					xxxx xxxx	36, 153
CCPR5L	Capture/Co	mpare/PWM	Register 5 Lo	ow Byte					xxxx xxxx	36, 153
CCP5CON	—	_	DC5B1	DC5B0	CCP5M3	CCP5M2	CCP5M1	CCP5M0	0000 0000	36, 149
SPBRG2	USART2 Ba	aud Rate Ger	erator						0000 0000	36, 205
RCREG2	USART2 Re	eceive Regist	er						0000 0000	36, 205
TXREG2	USART2 Tr	ansmit Regis	ter						0000 0000	36, 205
TXSTA2	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	36, 198
RCSTA2	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	36, 199

TABLE 4-3: REGISTER FILE SUMMARY (CONTINUED)
--

Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition

Note 1: RA6 and associated bits are configured as port pins in RCIO and ECIO Oscillator mode only and read '0' in all other Oscillator modes.

2: Bit 21 of the TBLPTRU allows access to the device configuration bits.

# 4.10 Access Bank

The Access Bank is an architectural enhancement, which is very useful for C compiler code optimization. The techniques used by the C compiler may also be useful for programs written in assembly.

This data memory region can be used for:

- · Intermediate computational values
- · Local variables of subroutines
- · Faster context saving/switching of variables
- Common variables
- Faster evaluation/control of SFRs (no banking)

The Access Bank is comprised of the upper 160 bytes in Bank 15 (SFRs) and the lower 96 bytes in Bank 0. These two sections will be referred to as Access RAM High and Access RAM Low, respectively. Figure 4-7 indicates the Access RAM areas.

A bit in the instruction word specifies if the operation is to occur in the bank specified by the BSR register or in the Access Bank. This bit is denoted by the 'a' bit (for access bit).

When forced in the Access Bank (a = 0), the last address in Access RAM Low is followed by the first address in Access RAM High. Access RAM High maps the Special Function registers, so that these registers can be accessed without any software overhead. This is useful for testing status flags and modifying control bits.

# 4.11 Bank Select Register (BSR)

The need for a large general purpose memory space dictates a RAM banking scheme. The data memory is partitioned into sixteen banks. When using direct addressing, the BSR should be configured for the desired bank.

BSR<3:0> holds the upper 4 bits of the 12-bit RAM address. The BSR<7:4> bits will always read '0's, and writes will have no effect.

A MOVLB instruction has been provided in the instruction set to assist in selecting banks.


If the currently selected bank is not implemented, any read will return all '0's and all writes are ignored. The STATUS register bits will be set/cleared as appropriate for the instruction performed.

Each Bank extends up to FFh (256 bytes). All data memory is implemented as static RAM.

A MOVFF instruction ignores the BSR, since the 12-bit addresses are embedded into the instruction word.

Section 4.12 provides a description of indirect addressing, which allows linear addressing of the entire RAM space.





# 4.12 Indirect Addressing, INDF and FSR Registers

Indirect addressing is a mode of addressing data memory, where the data memory address in the instruction is not fixed. An FSR register is used as a pointer to the data memory location that is to be read or written. Since this pointer is in RAM, the contents can be modified by the program. This can be useful for data tables in the data memory and for software stacks. Figure 4-9 shows the operation of indirect addressing. This shows the moving of the value to the data memory address, specified by the value of the FSR register.

Indirect addressing is possible by using one of the INDF registers. Any instruction using the INDF register actually accesses the register pointed to by the File Select Register, FSR. Reading the INDF register itself, indirectly (FSR = 0), will read 00h. Writing to the INDF register indirectly, results in a no operation. The FSR register contains a 12-bit address, which is shown in Figure 4-10.

The INDFn register is not a physical register. Addressing INDFn actually addresses the register whose address is contained in the FSRn register (FSRn is a pointer). This is indirect addressing.

Example 4-4 shows a simple use of indirect addressing to clear the RAM in Bank 1 (locations 100h-1FFh) in a minimum number of instructions.

#### EXAMPLE 4-4: HOW TO CLEAR RAM (BANK 1) USING INDIRECT ADDRESSING

	LFSR	FSR0 ,0x100	;	
NEXT	CLRF	POSTINC0	;	Clear INDF
			;	register and
			;	inc pointer
	BTFSS	FSROH, 1	;	All done with
			;	Bank 1?
	GOTO	NEXT	;	NO, clear next
CONTINU	ιE		;	YES, continue

There are three indirect addressing registers. To address the entire data memory space (4096 bytes), these registers are 12-bits wide. To store the 12 bits of addressing information, two 8-bit registers are required. These indirect addressing registers are:

- 1. FSR0: composed of FSR0H:FSR0L
- 2. FSR1: composed of FSR1H:FSR1L
- 3. FSR2: composed of FSR2H:FSR2L

In addition, there are registers INDF0, INDF1 and INDF2, which are not physically implemented. Reading or writing to these registers activates indirect addressing, with the value in the corresponding FSR register being the address of the data. If an instruction writes a value to INDF0, the value will be written to the address pointed to by FSR0H:FSR0L. A read from INDF1 reads

the data from the address pointed to by FSR1H:FSR1L. INDFn can be used in code anywhere an operand can be used.

If INDF0, INDF1, or INDF2 are read indirectly via an FSR, all '0's are read (zero bit is set). Similarly, if INDF0, INDF1, or INDF2 are written to indirectly, the operation will be equivalent to a NOP instruction and the STATUS bits are not affected.

#### 4.12.1 INDIRECT ADDRESSING OPERATION

Each FSR register has an INDF register associated with it, plus four additional register addresses. Performing an operation on one of these five registers determines how the FSR will be modified during indirect addressing.

When data access is done to one of the five INDFn locations, the address selected will configure the FSRn register to:

- Do nothing to FSRn after an indirect access (no change) INDFn.
- Auto-decrement FSRn after an indirect access (post-decrement) POSTDECn.
- Auto-increment FSRn after an indirect access (post-increment) POSTINCn.
- Auto-increment FSRn before an indirect access (pre-increment) PREINCn.
- Use the value in the WREG register as an offset to FSRn. Do not modify the value of the WREG or the FSRn register after an indirect access (no change) - PLUSWn.

When using the auto-increment or auto-decrement features, the effect on the FSR is not reflected in the STATUS register. For example, if the indirect address causes the FSR to equal '0', the Z bit will not be set.

Incrementing or decrementing an FSR affects all 12 bits. That is, when FSRnL overflows from an increment, FSRnH will be incremented automatically.

Adding these features allows the FSRn to be used as a stack pointer, in addition to its uses for table operations in data memory.


Each FSR has an address associated with it that performs an indexed indirect access. When a data access to this INDFn location (PLUSWn) occurs, the FSRn is configured to add the signed value in the WREG register and the value in FSR to form the address before an indirect access. The FSR value is not changed.

If an FSR register contains a value that points to one of the INDFn, an indirect read will read 00h (zero bit is set), while an indirect write will be equivalent to a NOP (STATUS bits are not affected).


If an indirect addressing operation is done where the target address is an FSRnH or FSRnL register, the write operation will dominate over the pre- or post-increment/decrement functions.

# PIC18FXX20





# FIGURE 4-10: INDIRECT ADDRESSING



# 4.13 STATUS Register

The STATUS register, shown in Register 4-3, contains the arithmetic status of the ALU. The STATUS register can be the destination for any instruction, as with any other register. If the STATUS register is the destination for an instruction that affects the Z, DC, C, OV, or N bits, then the write to these five bits is disabled. These bits are set or cleared according to the device logic. Therefore, the result of an instruction with the STATUS register as destination may be different than intended. For example, CLRF STATUS will clear the upper three bits and set the Z bit. This leaves the STATUS register as  $000u \ u1uu$  (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF, MOVFF and MOVWF instructions are used to alter the STATUS register, because these instructions do not affect the Z, C, DC, OV, or N bits from the STATUS register. For other instructions not affecting any status bits, see Table 24-2.

Note:	The C and DC bits operate as a borrow and
	digit borrow bit respectively, in subtraction.

#### REGISTER 4-3: STATUS REGISTER

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
_	—	—	N	OV	Z	DC	С
bit 7							bit 0

#### bit 7-5 Unimplemented: Read as '0'

bit 4 N: Negative bit

This bit is used for signed arithmetic (2's complement). It indicates whether the result was negative (ALU MSB = 1).

- 1 = Result was negative
- 0 = Result was positive

#### bit 3 **OV:** Overflow bit

This bit is used for signed arithmetic (2's complement). It indicates an overflow of the 7-bit magnitude, which causes the sign bit (bit 7) to change state.

- 1 = Overflow occurred for signed arithmetic (in this arithmetic operation)
- 0 = No overflow occurred

#### bit 2 Zero bit

1 = The result of an arithmetic or logic operation is zero

0 = The result of an arithmetic or logic operation is not zero

#### bit 1 DC: Digit carry/borrow bit

For ADDWF, ADDLW, SUBLW, and SUBWF instructions

- 1 = A carry-out from the 4th low order bit of the result occurred
- 0 = No carry-out from the 4th low order bit of the result
- **Note:** For borrow, the polarity is reversed. A subtraction is executed by adding the two's complement of the second operand. For rotate (RRF, RLF) instructions, this bit is loaded with either bit 4 or bit 3 of the source register.

#### bit 0 C: Carry/borrow bit

For ADDWF, ADDLW, SUBLW, and SUBWF instructions

- 1 = A carry-out from the Most Significant bit of the result occurred
- 0 = No carry-out from the Most Significant bit of the result occurred
- **Note:** For borrow, the polarity is reversed. A subtraction is executed by adding the two's complement of the second operand. For rotate (RRF, RLF) instructions, this bit is loaded with either the high or low order bit of the source register.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

# 4.14 RCON Register

The RESET Control (RCON) register contains flag bits that allow differentiation between the sources of a device RESET. These flags include the TO, PD, POR, BOR and RI bits. This register is readable and writable.

- Note 1: If the BOREN configuration bit is set (Brown-out Reset enabled), the BOR bit is '1' on a Power-on Reset. After a Brown-out Reset has occurred, the BOR bit will be cleared, and must be set by firmware to indicate the occurrence of the next Brown-out Reset.
  - 2: It is recommended that the POR bit be set after a Power-on Reset has been detected, so that subsequent Power-on Resets may be detected.

#### REGISTER 4-4: RCON REGISTER

R/W-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-0	R/W-0
IPEN	—	—	RI	TO	PD	POR	BOR
bit 7							bit 0

bit 7 **IPEN:** Interrupt Priority Enable bit

- 1 = Enable priority levels on interrupts
- 0 = Disable priority levels on interrupts (PIC16CXXX Compatibility mode)
- bit 6-5 **Unimplemented:** Read as '0'
- bit 4 RI: RESET Instruction Flag bit
  - 1 = The RESET instruction was not executed
  - 0 = The RESET instruction was executed causing a device RESET (must be set in software after a Brown-out Reset occurs)
- bit 3 TO: Watchdog Time-out Flag bit 1 = After power-up, CLRWDT instruction, or SLEEP instruction 0 = A WDT time-out occurred bit 2 PD: Power-down Detection Flag bit 1 = After power-up or by the CLRWDT instruction 0 = By execution of the SLEEP instruction bit 1 POR: Power-on Reset Status bit 1 = A Power-on Reset has not occurred 0 = A Power-on Reset occurred (must be set in software after a Power-on Reset occurs) bit 0 BOR: Brown-out Reset Status bit 1 = A Brown-out Reset has not occurred 0 = A Brown-out Reset occurred (must be set in software after a Brown-out Reset occurs)

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	l bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

# 5.0 FLASH PROGRAM MEMORY

The FLASH Program Memory is readable, writable, and erasable, during normal operation over the entire VDD range.

A read from program memory is executed on one byte at a time. A write to program memory is executed on blocks of 8 bytes at a time. Program memory is erased in blocks of 64 bytes at a time. A bulk erase operation may not be issued from user code.

Writing or erasing program memory will cease instruction fetches until the operation is complete. The program memory cannot be accessed during the write or erase, therefore, code cannot execute. An internal programming timer terminates program memory writes and erases.

A value written to program memory does not need to be a valid instruction. Executing a program memory location that forms an invalid instruction results in a NOP.

# 5.1 Table Reads and Table Writes

In order to read and write program memory, there are two operations that allow the processor to move bytes between the program memory space and the data RAM:


- Table Read (TBLRD)
- Table Write (TBLWT)

The program memory space is 16-bits wide, while the data RAM space is 8-bits wide. Table Reads and Table Writes move data between these two memory spaces through an 8-bit register (TABLAT).

Table Read operations retrieve data from program memory and place it into the data RAM space. Figure 5-1 shows the operation of a Table Read with program memory and data RAM.

Table Write operations store data from the data memory space into holding registers in program memory. The procedure to write the contents of the holding registers into program memory is detailed in Section 5.5, "Writing to FLASH Program Memory". Figure 5-2 shows the operation of a Table Write with program memory and data RAM.


Table operations work with byte entities. A table block containing data, rather than program instructions, is not required to be word aligned. Therefore, a table block can start and end at any byte address. If a Table Write is being used to write executable code into program memory, program instructions will need to be word aligned.



# FIGURE 5-1: TABLE READ OPERATION

# PIC18FXX20





# 5.2 Control Registers

Several control registers are used in conjunction with the TBLRD and TBLWT instructions. These include the:

- EECON1 register
- EECON2 register
- TABLAT register
- TBLPTR registers

#### 5.2.1 EECON1 AND EECON2 REGISTERS

EECON1 is the control register for memory accesses.

EECON2 is not a physical register. Reading EECON2 will read all '0's. The EECON2 register is used exclusively in the memory write and erase sequences.

Control bit EEPGD determines if the access will be a program or data EEPROM memory access. When clear, any subsequent operations will operate on the data EEPROM memory. When set, any subsequent operations will operate on the program memory.

Control bit CFGS determines if the access will be to the configuration/calibration registers, or to program memory/data EEPROM memory. When set, subsequent operations will operate on configuration registers, regardless of EEPGD (see "Special Features of the CPU", Section 23.0). When clear, memory selection access is determined by EEPGD.

The FREE bit, when set, will allow a program memory erase operation. When the FREE bit is set, the erase operation is initiated on the next WR command. When FREE is clear, only writes are enabled.

The WREN bit, when set, will allow a write operation. On power-up, the WREN bit is clear. The WRERR bit is set when a write operation is interrupted by a MCLR Reset, or a WDT Time-out Reset during normal operation. In these situations, the user can check the WRERR bit and rewrite the location. It is necessary to reload the data and address registers (EEDATA and EEADR), due to RESET values of zero.

The WR control bit, WR, initiates write operations. The bit cannot be cleared, only set, in software; it is cleared in hardware at the completion of the write operation. The inability to clear the WR bit in software prevents the accidental or premature termination of a write operation.

Note: Interrupt flag bit, EEIF in the PIR2 register, is set when the write is complete. It must be cleared in software.

# REGISTER 5-1: EECON1 REGISTER (ADDRESS FA6h)

	R/W-x EEPGD	R/W-x CFGS	U-0	R/W-0 FREE	R/W-x WRERR	R/W-0 WREN	R/S-0 WR	R/S-0 RD					
	bit 7	01 00				WI CEI	, which is a second sec	bit 0					
bit 7	EEPGD: FI	LASH Progr	am or Data	EEPROM N	lemory Select	bit							
		1 = Access FLASH Program memory											
1.11.0		0 = Access Data EEPROM memory											
bit 6		CFGS: FLASH Program/Data EEPROM or Configuration Select bit											
	1 = Access Configuration registers 0 = Access FLASH Program or Data EEPROM memory												
bit 5		Unimplemented: Read as '0'											
bit 4	FREE: FLA	ASH Row Er	ase Enable	bit									
					d by TBLPTR o	n the next	WR comma	ind					
		d by comple n write only	tion of eras	e operation)									
bit 3		•	ram/Data E	EPROM Err	or Flag bit								
		-		ly terminate	-								
					ng in normal op	eration)							
		ite operatior			and OFOO hits		ared This						
		cing of the e			and CFGS bits	are not cle	area. mis a	allows					
bit 2				PROM Write	Enable bit								
		0			ta EEPROM								
					ata EEPROM								
bit 1	WR: Write												
					or a program m								
	• •			eared) in sof	leared by hard <sup>,</sup> tware.)	ware once	write is con	ipiele. The					
		ycle to the E			/								
bit 0	RD: Read	Control bit											
		s an EEPRC			rdwara Tha DI	) hit oon or	ly ho oot (n	ot alcored)					
		-		set when EE	rdware. The RI PGD = 1.)	J DIL CATI OF	lly be set (fi	ot cleared)					
		ot initiate ar			,								
								1					
	Legend:							<u>.</u>					
	R = Reada	ble bit	VV = V	Vritable bit	U = Unimpl	emented b	it, read as '	Ŭ,					

			,
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

### 5.2.2 TABLAT - TABLE LATCH REGISTER

The Table Latch (TABLAT) is an 8-bit register mapped into the SFR space. The Table Latch is used to hold 8-bit data during data transfers between program memory and data RAM.

#### 5.2.3 TBLPTR - TABLE POINTER REGISTER

The Table Pointer (TBLPTR) addresses a byte within the program memory. The TBLPTR is comprised of three SFR registers: Table Pointer Upper Byte, Table Pointer High Byte and Table Pointer Low Byte (TBLPTRU:TBLPTRH:TBLPTRL). These three registers join to form a 22-bit wide pointer. The low order 21 bits allow the device to address up to 2 Mbytes of program memory space. The 22nd bit allows access to the Device ID, the User ID and the Configuration bits.

The table pointer, TBLPTR, is used by the TBLRD and TBLWT instructions. These instructions can update the TBLPTR in one of four ways, based on the table operation. These operations are shown in Table 5-1. These operations on the TBLPTR only affect the low order 21 bits.

#### 5.2.4 TABLE POINTER BOUNDARIES

TBLPTR is used in reads, writes, and erases of the FLASH program memory.

When a TBLRD is executed, all 22 bits of the Table Pointer determine which byte is read from program memory into TABLAT.

When a TBLWT is executed, the three LSbs of the Table Pointer (TBLPTR<2:0>) determine which of the eight program memory holding registers is written to. When the timed write to program memory (long write) begins, the 19 MSbs of the Table Pointer, TBLPTR (TBLPTR<21:3>), will determine which program memory block of 8 bytes is written to. For more detail, see Section 5.5 ("Writing to FLASH Program Memory").


When an erase of program memory is executed, the 16 MSbs of the Table Pointer (TBLPTR<21:6>) point to the 64-byte block that will be erased. The Least Significant bits (TBLPTR<5:0>) are ignored.

Figure 5-3 describes the relevant boundaries of TBLPTR based on FLASH program memory operations.

#### TABLE 5-1: TABLE POINTER OPERATIONS WITH TBLRD AND TBLWT INSTRUCTIONS

Example	Operation on Table Pointer
TBLRD* TBLWT*	TBLPTR is not modified
TBLRD*+ TBLWT*+	TBLPTR is incremented after the read/write
TBLRD*- TBLWT*-	TBLPTR is decremented after the read/write
TBLRD+* TBLWT+*	TBLPTR is incremented before the read/write

#### FIGURE 5-3: TABLE POINTER BOUNDARIES BASED ON OPERATION




### 5.3 Reading the FLASH Program Memory

The TBLRD instruction is used to retrieve data from program memory and places it into data RAM. Table Reads from program memory are performed one byte at a time. TBLPTR points to a byte address in program space. Executing TBLRD places the byte pointed to into TABLAT. In addition, TBLPTR can be modified automatically for the next Table Read operation.

The internal program memory is typically organized by words. The Least Significant bit of the address selects between the high and low bytes of the word. Figure 5-4 shows the interface between the internal program memory and the TABLAT.

#### FIGURE 5-4: READS FROM FLASH PROGRAM MEMORY



#### EXAMPLE 5-1: READING A FLASH PROGRAM MEMORY WORD

	MOVLW	CODE_ADDR_UPPER	;	Load TBLPTR with the base
	MOVWF	TBLPTRU	;	address of the word
	MOVLW	CODE_ADDR_HIGH		
	MOVWF	TBLPTRH		
	MOVLW	CODE_ADDR_LOW		
	MOVWF	TBLPTRL		
READ_WORD				
	TBLRD*+		;	read into TABLAT and increment
	MOVF	TABLAT, W	;	get data
	MOVWF	WORD_EVEN		
	TBLRD*-	F	;	read into TABLAT and increment
	MOVFW	TABLAT, W	;	get data
	MOVWF	WORD_ODD		

# 5.4 Erasing FLASH Program Memory

The minimum erase block is 32 words or 64 bytes. Only through the use of an external programmer, or through ICSP control, can larger blocks of program memory be bulk erased. Word erase in the FLASH array is not supported.

When initiating an erase sequence from the microcontroller itself, a block of 64 bytes of program memory is erased. The Most Significant 16 bits of the TBLPTR<21:6> point to the block being erased. TBLPTR<5:0> are ignored.

The EECON1 register commands the erase operation. The EEPGD bit must be set to point to the FLASH program memory. The WREN bit must be set to enable write operations. The FREE bit is set to select an erase operation.

For protection, the write initiate sequence for EECON2 must be used.

A long write is necessary for erasing the internal FLASH. Instruction execution is halted while in a long write cycle. The long write will be terminated by the internal programming timer.

#### 5.4.1 FLASH PROGRAM MEMORY ERASE SEQUENCE

The sequence of events for erasing a block of internal program memory location is:

- 1. Load table pointer with address of row being erased.
- 2. Set the EECON1 register for the erase operation:
  - set EEPGD bit to point to program memory;
  - · clear the CFGS bit to access program memory;
  - set WREN bit to enable writes;
  - set FREE bit to enable the erase.
- 3. Disable interrupts.
- 4. Write 55h to EECON2.
- 5. Write AAh to EECON2.
- 6. Set the WR bit. This will begin the row erase cycle.
- 7. The CPU will stall for duration of the erase (about 2 ms using internal timer).
- 8. Execute a NOP.
- 9. Re-enable interrupts.

#### EXAMPLE 5-2: ERASING A FLASH PROGRAM MEMORY ROW

	MOVLW	CODE_ADDR_UPPER	;	load TBLPTR with the base
	MOVWF	TBLPTRU	;	address of the memory block
	MOVLW	CODE_ADDR_HIGH		
	MOVWF	TBLPTRH		
	MOVLW	CODE_ADDR_LOW		
	MOVWF	TBLPTRL		
ERASE_ROW				
	BSF	EECON1,EEPGD	;	point to FLASH program memory
	BCF	EECON1,CFGS	;	access FLASH program memory
	BSF	EECON1,WREN	;	enable write to memory
	BSF	EECON1, FREE	;	enable Row Erase operation
	BCF	INTCON, GIE	;	disable interrupts
Required	MOVLW	55h		
Sequence	MOVWF	EECON2	;	write 55H
	MOVLW	AAh		
	MOVWF	EECON2	;	write AAH
	BSF	EECON1,WR	;	start erase (CPU stall)
	NOP			
	BSF	INTCON,GIE	;	re-enable interrupts

# 5.5 Writing to FLASH Program Memory

The minimum programming block is 4 words or 8 bytes. Word or byte programming is not supported.


Table Writes are used internally to load the holding registers needed to program the FLASH memory. There are 8 holding registers used by the Table Writes for programming.

Since the Table Latch (TABLAT) is only a single byte, the TBLWT instruction has to be executed 8 times for each programming operation. All of the Table Write operations will essentially be short writes, because only the holding registers are written. At the end of updating 8 registers, the EECON1 register must be written to, to start the programming operation with a long write.

The long write is necessary for programming the internal FLASH. Instruction execution is halted while in a long write cycle. The long write will be terminated by the internal programming timer.

The EEPROM on-chip timer controls the write time. The write/erase voltages are generated by an on-chip charge pump, rated to operate over the voltage range of the device for byte or word operations.

# FIGURE 5-5: TABLE WRITES TO FLASH PROGRAM MEMORY



# 5.5.1 FLASH PROGRAM MEMORY WRITE SEQUENCE

The sequence of events for programming an internal program memory location should be:

- 1. Read 64 bytes into RAM.
- 2. Update data values in RAM as necessary.
- 3. Load Table Pointer with address being erased.
- 4. Do the row erase procedure.
- 5. Load Table Pointer with address of first byte being written.
- 6. Write the first 8 bytes into the holding registers with auto-increment.
- 7. Set the EECON1 register for the write operation:
  - set EEPGD bit to point to program memory;
    - clear the CFGS bit to access program memory;
    - set WREN to enable byte writes.
- 8. Disable interrupts.
- 9. Write 55h to EECON2.
- 10. Write AAh to EECON2.
- 11. Set the WR bit. This will begin the write cycle.
- 12. The CPU will stall for duration of the write (about 2 ms using internal timer).
- 13. Execute a NOP.
- 14. Re-enable interrupts.
- 15. Repeat steps 6-14 seven times, to write 64 bytes.
- 16. Verify the memory (Table Read).

This procedure will require about 18 ms to update one row of 64 bytes of memory. An example of the required code is given in Example 5-3.

**Note:** Before setting the WR bit, the Table Pointer address needs to be within the intended address range of the eight bytes in the holding register.

#### EXAMPLE 5-3: WRITING TO FLASH PROGRAM MEMORY

EXAMPLE 5-3:	WRI	TING TO FLASH PROG	JRAM MEMORY
	MOVLW	D'64	; number of bytes in erase block
	MOVWF	COUNTER	,
	MOVLW	BUFFER ADDR HIGH	; point to buffer
	MOVWF	FSROH – –	· 1
	MOVLW	BUFFER ADDR LOW	
	MOVWF	FSROL	
	MOVLW	CODE ADDR UPPER	; Load TBLPTR with the base
	MOVWF	TBLPTRU	; address of the memory block
	MOVLW	CODE ADDR HIGH	· ·
	MOVWF	TBLPTRH	
	MOVLW	CODE ADDR LOW	
	MOVWF	TBLPTRL	
READ_BLOCK			
	TBLRD*+	F	; read into TABLAT, and inc
	MOVF	TABLAT, W	; get data
	MOVWF	POSTINC0	; store data
	DECFSZ	COUNTER	; done?
	BRA	READ_BLOCK	; repeat
MODIFY_WORD			
	MOVLW	DATA_ADDR_HIGH	; point to buffer
	MOVWF	FSR0H	
	MOVLW	DATA_ADDR_LOW	
	MOVWF	FSR0L	
	MOVLW	NEW_DATA_LOW	; update buffer word
	MOVWF	POSTINCO	
	MOVLW	NEW_DATA_HIGH	
	MOVWF	INDF0	
ERASE_BLOCK			
	MOVLW	CODE_ADDR_UPPER	; load TBLPTR with the base
	MOVWF	TBLPTRU	; address of the memory block
	MOVLW	CODE_ADDR_HIGH	
	MOVWF	TBLPTRH	
	MOVLW	CODE_ADDR_LOW	
	MOVWF	TBLPTRL	
	BSF	EECON1,EEPGD	; point to FLASH program memory
	BCF	EECON1,CFGS	; access FLASH program memory
	BSF	EECON1, WREN	; enable write to memory
	BSF	EECON1, FREE	; enable Row Erase operation
	BCF	INTCON, GIE	; disable interrupts
	MOVLW	55h	
Required	MOVWF	EECON2	; write 55H
Sequence	MOVLW	AAh	
	MOVWF	EECON2	; write AAH
	BSF	EECON1,WR	; start erase (CPU stall)
	NOP	INTCON CIT	, re enable interments
	BSF TRIPD*-	INTCON,GIE	; re-enable interrupts
י ייסססווס סתדמא	TBLRD*-	-	; dummy read decrement
WRITE_BUFFER_B		8	, number of write buffor groups of 9 bytes
	MOVLW	8 Coinited ut	; number of write buffer groups of 8 bytes
	MOVWF	COUNTER_HI	, point to huffer
	MOVLW MOVWF	BUFFER_ADDR_HIGH FSR0H	; point to buffer
	MOVLW MOVWF	BUFFER_ADDR_LOW FSR0L	
PROGRAM LOOP	1-10 V W E	I DKOT	
I KOOKAM_HOUP	MOVLW	8	; number of bytes in holding register
	MOVLW MOVWF	° COUNTER	, number of syces in notaing register
WRITE WORD TO			
	MOVFW	POSTINCO, W	; get low byte of buffer data
	MOVEW	TABLAT	; present data to table latch
	TBLWT+*		; write data, perform a short write
			; to internal TBLWT holding register.
	DECFS7	COUNTER	; loop until buffers are full
	BRA	WRITE WORD TO HREGS	<u>.</u>

#### EXAMPLE 5-3: WRITING TO FLASH PROGRAM MEMORY (CONTINUED)

PROGRAM_MEMORY	-			
	BSF	EECON1, EEPGD	;	point to FLASH program memory
	BCF	EECON1, CFGS	;	access FLASH program memory
	BSF	EECON1, WREN	;	enable write to memory
	BCF	INTCON,GIE	;	disable interrupts
	MOVLW	55h		
Required	MOVWF	EECON2	;	write 55H
Sequence	MOVLW	AAh		
	MOVWF	EECON2	;	write AAH
	BSF	EECON1,WR	;	start program (CPU stall)
	NOP			
	BSF	INTCON,GIE	;	re-enable interrupts
	DECFSZ	COUNTER_HI	;	loop until done
	BRA PRO	DGRAM_LOOP		
	BCF	EECON1,WREN	;	disable write to memory

#### 5.5.2 WRITE VERIFY

Depending on the application, good programming practice may dictate that the value written to the memory should be verified against the original value. This should be used in applications where excessive writes can stress bits near the specification limit.

# 5.5.3 UNEXPECTED TERMINATION OF WRITE OPERATION

If a write is terminated by an unplanned event, such as loss of power or an unexpected RESET, the memory location just programmed should be verified and reprogrammed if needed. The WRERR bit is set when a write operation is interrupted by a MCLR Reset, or a WDT

Time-out Reset during normal operation. In these situations, users can check the WRERR bit and rewrite the location.

#### 5.5.4 PROTECTION AGAINST SPURIOUS WRITES

To protect against spurious writes to FLASH program memory, the write initiate sequence must also be followed. See "Special Features of the CPU" (Section 23.0) for more detail.

#### 5.6 FLASH Program Operation During Code Protection

See "Special Features of the CPU" (Section 23.0) for details on code protection of FLASH program memory.

#### TABLE 5-2: REGISTERS ASSOCIATED WITH PROGRAM FLASH MEMORY

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS
TBLPTRU	—		bit21	Program (TBLPTR	Memory Tal <20:16>)	00 0000	00 0000			
TBPLTRH	Program N	lemory Table		0000 0000	0000 0000					
TBLPTRL	Program N	lemory Table	e Pointer H	ligh Byte (	TBLPTR<7:	0>)			0000 0000	0000 0000
TABLAT	Program N	lemory Table	e Latch						0000 0000	0000 0000
INTCON	<b>GIE/GIEH</b>	PEIE/GIEL	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 0000	0000 0000
EECON2	EEPROM	Control Regi	ster2 (not	a physical	register)				—	—
EECON1	EEPGD	CFGS		FREE	WRERR	WREN	WR	RD	xx-0 x000	uu-0 u000
IPR2	_	CMIP	_	EEIP	EEIP BCLIP LVDIP TMR3IP CCP2IP				1 1111	1 1111
PIR2	_	CMIF	_	EEIF	BCLIF	LVDIF	TMR3IF	CCP2IF	0 0000	0 0000
PIE2	_	CMIE	_	EEIE	BCLIE	LVDIE	TMR3IE	CCP2IE	0 0000	0 0000

Legend: x = unknown, u = unchanged, r = reserved, - = unimplemented, read as '0'.

Shaded cells are not used during FLASH/EEPROM access.

# 6.0 EXTERNAL MEMORY INTERFACE

Note:	The External	Me	mory	Interface	is	not
	implemented devices.	on	PIC1	8F6X20	(64-	·pin)

The External Memory Interface is a feature of the PIC18F8X20 devices that allows the controller to access external memory devices (such as FLASH, EPROM, SRAM, etc.) as program or data memory.

The physical implementation of the interface uses 27 pins. These pins are reserved for external address/data bus functions; they are multiplexed with I/O port pins on four ports. Three I/O ports are multiplexed with the address/data bus, while the fourth port is multiplexed with the bus control signals. The I/O port functions are enabled when the EBDIS bit in the MEMCON register is set (see Register 6-1). A list of the multiplexed pins and their functions is provided in Table 6-1.

As implemented in the PIC18F8X20 devices, the interface operates in a similar manner to the external memory interface introduced on PIC18C601/801 microcontrollers. The most notable difference is that the interface on PIC18F8X20 devices only operates in 16-bit modes. The 8-bit mode is not supported.

For a more complete discussion of the Operating modes that use the external memory interface, refer to Section 4.1.1 ("PIC18F8X20 Program Memory Modes").

# 6.1 Program Memory Modes and the External Memory Interface

As previously noted, PIC18F8X20 controllers are capable of operating in any one of four Program Memory modes, using combinations of on-chip and external program memory. The functions of the multiplexed port pins depend on the Program Memory mode selected, as well as the setting of the EBDIS bit.

In **Microprocessor Mode**, the external bus is always active, and the port pins have only the external bus function.

In **Microcontroller Mode**, the bus is not active and the pins have their port functions only. Writes to the MEMCOM register are not permitted.

In **Microprocessor with Boot Block** or **Extended Microcontroller Mode**, the external program memory bus shares I/O port functions on the pins. When the device is fetching or doing Table Read/Table Write operations on the external program memory space, the pins will have the external bus function. If the device is fetching and accessing internal program memory locations only, the EBDIS control bit will change the pins from external memory to I/O port functions. When EBDIS = 0, the pins function as the external bus. When EBDIS = 1, the pins function as I/O ports.

# REGISTER 6-1: MEMCON REGISTER

bit

bit bit

bit bit

R/W-0	U-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0			
EBDIS		WAIT1	WAIT0		_	WM1	WM0			
bit7							bit0			
EBDIS: Ex	ternal Bus D	isable bit								
<ul> <li>1 = External system bus disabled, all external bus drivers are mapped as I/O ports</li> <li>0 = External system bus enabled, and I/O ports are disabled</li> </ul>										
Unimplem	Unimplemented: Read as '0'									
WAIT<1:0>	. Table Rea	ds and Write	es Bus Cycle	e Wait Coun	t bits					
01 = Table	10 = Table reads and writes will wait 1 Tcy 01 = Table reads and writes will wait 2 Tcy 00 = Table reads and writes will wait 3 Tcy									
Unimplem	ented: Read	l as '0'								
WM<1:0>:	TBLWRT Op	eration with	16-bit Bus b	its						
	1x = Word Write mode: TABLAT<0> and TABLAT<1> word output, WRH active when TABLAT<1> written									
01 = Byte Select mode: TABLAT data copied on both MS and LS Byte, WRH and (UB or LB) will activate										
00 = Byte Write mode: TABLAT data copied on both MS and LS Byte, $\overline{WRH}$ or $\overline{WRL}$ will activate										
Legend:										
R = Reada	ble bit	W = W	ritable bit	U = Unim	plemented	bit, read as '	0'			
a Malua	at POR	'1' – B	it is set	'0' = Bit is	s cleared	x = Bit is u	nknown			

© 2003 Microchip Technology Inc.

If the device fetches or accesses external memory while EBDIS = 1, the pins will switch to external bus. If the EBDIS bit is set by a program executing from external memory, the action of setting the bit will be delayed until the program branches into the internal memory. At that time, the pins will change from external bus to I/O ports.

When the device is executing out of internal memory (EBDIS =  $_0$ ) in Microprocessor with Boot Block mode, or Extended Microcontroller mode, the control signals will NOT be active. They will go to a state where the AD<15:0> and A<19:16> are tri-state; the  $\overline{CE}$ ,  $\overline{OE}$ , WRH, WRL, UB and LB signals are '1'; and ALE and BA0 are '0'.

Name	Port	Bit	Function
RD0/AD0	PORTD	bit0	Input/Output or System Bus Address bit 0 or Data bit 0.
RD1/AD1	PORTD	bit1	Input/Output or System Bus Address bit 1 or Data bit 1.
RD2/AD2	PORTD	bit2	Input/Output or System Bus Address bit 2 or Data bit 2.
RD3/AD3	PORTD	bit3	Input/Output or System Bus Address bit 3 or Data bit 3.
RD4/AD4	PORTD	bit4	Input/Output or System Bus Address bit 4 or Data bit 4.
RD5/AD5	PORTD	bit5	Input/Output or System Bus Address bit 5 or Data bit 5.
RD6/AD6	PORTD	bit6	Input/Output or System Bus Address bit 6 or Data bit 6.
RD7/AD7	PORTD	bit7	Input/Output or System Bus Address bit 7 or Data bit 7.
RE0/AD8	PORTE	bit0	Input/Output or System Bus Address bit 8 or Data bit 8.
RE1/AD9	PORTE	bit1	Input/Output or System Bus Address bit 9 or Data bit 9.
RE2/AD10	PORTE	bit2	Input/Output or System Bus Address bit 10 or Data bit 10.
RE3/AD11	PORTE	bit3	Input/Output or System Bus Address bit 11 or Data bit 11.
RE4/AD12	PORTE	bit4	Input/Output or System Bus Address bit 12 or Data bit 12.
RE5/AD13	PORTE	bit5	Input/Output or System Bus Address bit 13 or Data bit 13.
RE6/AD14	PORTE	bit6	Input/Output or System Bus Address bit 14 or Data bit 14.
RE7/AD15	PORTE	bit7	Input/Output or System Bus Address bit 15 or Data bit 15.
RH0/A16	PORTH	bit0	Input/Output or System Bus Address bit 16.
RH1/A17	PORTH	bit1	Input/Output or System Bus Address bit 17.
RH2/A18	PORTH	bit2	Input/Output or System Bus Address bit 18.
RH3/A19	PORTH	bit3	Input/Output or System Bus Address bit 19.
RJ0/ALE	PORTJ	bit0	Input/Output or System Bus Address Latch Enable (ALE) Control pin.
RJ1/OE	PORTJ	bit1	Input/Output or System Bus Output Enable (OE) Control pin.
RJ2/WRL	PORTJ	bit2	Input/Output or System Bus Write Low (WRL) Control pin.
RJ3/WRH	PORTJ	bit3	Input/Output or System Bus Write High (WRH) Control pin.
RJ4/BA0	PORTJ	bit4	Input/Output or System Bus Byte Address bit 0.
RJ5/CE	PORTJ	bit5	Input/Output or System Bus Chip Enable (CE) Control pin.
RJ6/LB	PORTJ	bit6	Input/Output or System Bus Lower Byte Enable (IB) Control pin.
RJ7/UB	PORTJ	bit7	Input/Output or System Bus Upper Byte Enable ( $\overline{\text{UB}}$ ) Control pin.

TABLE 6-1:	PIC18F8X20 EXTERNAL BUS - I/O PORT FUNCTIONS

## 6.2 16-bit Mode

The External Memory Interface implemented in PIC18F8X20 devices operates only in 16-bit mode. The mode selection is not software configurable, but is programmed via the configuration bits.

The WM<1:0> bits in the MEMCON register determine three types of connections in 16-bit mode. They are referred to as:

- 16-bit Byte Write
- 16-bit Word Write
- · 16-bit Byte Select

These three different configurations allow the designer maximum flexibility in using 8-bit and 16-bit memory devices.

For all 16-bit modes, the Address Latch Enable (ALE) pin indicates that the address bits A<15:0> are available on the External Memory Interface bus. Following the address latch, the output enable signal ( $\overline{OE}$ ) will enable both bytes of program memory at once to form a 16-bit instruction word. The Chip Enable signal ( $\overline{CE}$ ) is active at any time that the microcontroller accesses external memory, whether reading or writing; it is inactive (asserted high) whenever the device is in SLEEP mode.


In Byte Select mode, JEDEC standard FLASH memories will require BA0 for the byte address line, and one I/O line to select between Byte and Word mode. The other 16-bit modes do not need BA0. JEDEC standard static RAM memories will use the UB or LB signals for byte selection.

#### 6.2.1 16-BIT BYTE WRITE MODE

Figure 6-1 shows an example of 16-bit Byte Write mode for PIC18F8X20 devices. This mode is used for two separate 8-bit memories connected for 16-bit operation. This generally includes basic EPROM and FLASH devices. It allows Table Writes to byte-wide external memories.

During a TBLWT instruction cycle, the TABLAT data is presented on the upper and <u>lower bytes</u> of the AD15:AD0 bus. The appropriate WRH or WRL control line is strobed on the LSb of the TBLPTR.






### 6.2.2 16-BIT WORD WRITE MODE

Figure 6-2 shows an example of 16-bit Word Write mode for PIC18F8X20 devices. This mode is used for word-wide memories, which includes some of the EPROM and FLASH type memories. This mode allows opcode fetches and Table Reads from all forms of 16-bit memory, and Table Writes to any type of word-wide external memories. This method makes a distinction between TBLWT cycles to even or odd addresses.

During a TBLWT cycle to an even address (TBLPTR<0> = 0), the TABLAT data is transferred to a holding latch and the external address data bus is tri-stated for the data portion of the bus cycle. No write signals are activated.

During a TBLWT cycle to an odd address (TBLPTR<0> = 1), the TABLAT data is presented on the upper byte of the AD15:AD0 bus. The contents of the holding latch are presented on the lower byte of the AD15:AD0 bus.

The  $\overline{\text{WRH}}$  signal is strobed for each write cycle; the  $\overline{\text{WRL}}$  pin is unused. The signal on the BA0 pin indicates the LSbit of TBLPTR, but it is left unconnected. Instead, the UB and LB signals are active to select both bytes. The obvious limitation to this method is that the Table Write must be done in pairs on a specific word boundary to correctly write a word location.




#### FIGURE 6-2: 16-BIT WORD WRITE MODE EXAMPLE

#### 6.2.3 16-BIT BYTE SELECT MODE

Figure 6-3 shows an example of 16-bit Byte Select mode for PIC18F8X20 devices. This mode allows Table Write operations to word-wide external memories with byte-selection capability. This generally includes both word-wide FLASH and SRAM devices.


During a TBLWT cycle, the TABLAT data is presented on the upper and lower byte of the AD15:AD0 bus. The WRH signal is strobed for each write cycle; the WRL pin is not used. The BA0 or UB/LB signals are used to select the byte to be written, based on the Least Significant bit of the TBLPTR register. FLASH and SRAM devices use different control signal combinations to implement Byte Select mode. JEDEC standard FLASH memories require that a controller I/O port pin be connected to the memory's BYTE/WORD pin to provide the select signal. They also use the BA0 signal from the controller as a byte address. JEDEC standard static RAM memories, on the other hand, use the UB or LB signals to select the byte.






#### 6.2.4 16-BIT MODE TIMING


The presentation of control signals on the external memory bus is different for the various Operating modes. Typical signal timing diagrams are shown in Figure 6-4 through Figure 6-6.



#### FIGURE 6-4: EXTERNAL MEMORY BUS TIMING FOR TBLRD (MICROPROCESSOR MODE)

# FIGURE 6-5: EXTERNAL MEMORY BUS TIMING FOR TBLRD (EXTENDED MICROCONTROLLER MODE)





NOTES:

# 7.0 DATA EEPROM MEMORY

The Data EEPROM is readable and writable during normal operation over the entire VDD range. The data memory is not directly mapped in the register file space. Instead, it is indirectly addressed through the Special Function Registers (SFR).

There are five SFRs used to read and write the program and data EEPROM memory. These registers are:

- EECON1
- EECON2
- EEDATA
- EEADRH
- EEADR

The EEPROM data memory allows byte read and write. When interfacing to the data memory block, EEDATA holds the 8-bit data for read/write. EEADR and EEADRH hold the address of the EEPROM location being accessed. These devices have 1024 bytes of data EEPROM with an address range from 00h to 3FFh.

The EEPROM data memory is rated for high erase/write cycles. A byte write automatically erases the location and writes the new data (erase-before-write). The write time is controlled by an on-chip timer. The write time will vary with voltage and temperature, as well as from chip to chip. Please refer to parameter D122 (Electrical Characteristics, Section 26.0) for exact limits.

# 7.1 EEADR and EEADRH

The address register pair can address up to a maximum of 1024 bytes of data EEPROM. The two MSbits of the address are stored in EEADRH, while the remaining eight LSbits are stored in EEADR. The six Most Significant bits of EEADRH are unused, and are read as '0'.

## 7.2 EECON1 and EECON2 Registers

EECON1 is the control register for EEPROM memory accesses.

EECON2 is not a physical register. Reading EECON2 will read all '0's. The EECON2 register is used exclusively in the EEPROM write sequence.

Control bits RD and WR initiate read and write operations, respectively. These bits cannot be cleared, only set, in software. They are cleared in hardware at the completion of the read or write operation. The inability to clear the WR bit in software prevents the accidental or premature termination of a write operation.

The WREN bit, when set, will allow a write operation. On power-up, the WREN bit is clear. The WRERR bit is set when a write operation is interrupted by a MCLR Reset, or a WDT Time-out Reset during normal operation. In these situations, the user can check the WRERR bit and rewrite the location. It is necessary to reload the data and address registers (EEDATA and EEADR), due to the RESET condition forcing the contents of the registers to zero.

Note: Interrupt flag bit, EEIF in the PIR2 register, is set when write is complete. It must be cleared in software.

- n = Value at POR

	_		•	/							
	R/W-x	R/W-x	U-0	R/W-0	R/W-x	R/W-0	R/S-0	R/S-0			
	EEPGD	CFGS	—	FREE	WRERR	WREN	WR	RD			
	bit 7							bit (			
oit 7	EEPGD: FI	LASH Progra	am/Data EE	PROM Mer	nory Select b	bit					
		FLASH Pro Data EEPR	-	-							
oit 6	CFGS: FLA	<b>CFGS:</b> FLASH Program/Data EEPROM or Configuration Select bit									
		Configuration		•							
oit 5	Unimplem	ented: Read	d as '0'								
it 4	FREE: FLA	SH Row Era	ase Enable	bit							
	(cleare	<ul> <li>FREE: FLASH Row Erase Enable bit</li> <li>1 = Erase the program memory row addressed by TBLPTR on the next WR command (cleared by completion of erase operation)</li> <li>0 = Perform write only</li> </ul>									
it 3	WRERR: F	LASH Prog	am/Data El	EPROM Erro	or Flag bit						
	(any M		WDT Reset		timed progra	imming in n	ormal opera	tion)			
		ite operation	-		or FREE bits	are not clea	ared. This all	owe tracing			
		the error cor				are not clea		owstracing			
oit 2	WREN: FL	ASH Progra	m/Data EEF	PROM Write	Enable bit						
		•		•	a EEPROM ta EEPROM						
it 1	WR: Write	Control bit									
	(The op WR bit		elf-timed and set (not cle	d the bit is c ared) in soft	or a progran leared by ha ware.)						
it O	RD: Read	-									
	(Read t	s an EEPRO akes one cy /are. RD bit	cle. RD is c		rdware. The PGD = 1.)	RD bit can c	only be set (i	not cleared			
		ot initiate an			,						
	Legend:										
	R = Reada	ble bit	W = W	/ritable bit	U = Unim	plemented	bit, read as	'0'			
	1										

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

### 7.3 Reading the Data EEPROM Memory

EXAMPLE 7-1.

To read a data memory location, the user must write the address to the EEADRH:EEADR register pair, clear the EEPGD control bit (EECON1<7>), clear the CFGS

DATA FEDROM READ

control bit (EECON1<6>), and then set the RD control bit (EECON1<0>). The data is available for the very next instruction cycle; therefore, the EEDATA register can be read by the next instruction. EEDATA will hold this value until another read operation, or until it is written to by the user (during a write operation).

LAAWIF LL / -1.	DATALLFROM	
MOVLW	DATA_EE_ADDRH	i
MOVWF	EEADRH	; Upper bits of Data Memory Address to read
MOVLW	DATA_EE_ADDR	;
MOVWF	EEADR	; Lower bits of Data Memory Address to read
BCF	EECON1, EEPGD	; Point to DATA memory
BCF	EECON1, CFGS	; Access EEPROM
BSF	EECON1, RD	; EEPROM Read
MOVF	EEDATA, W	; $W = EEDATA$

## 7.4 Writing to the Data EEPROM Memory

To write an EEPROM data location, the address must first be written to the EEADRH:EEADR register pair and the data written to the EEDATA register. Then the sequence in Example 7-2 must be followed to initiate the write cycle.

The write will not initiate if the above sequence is not exactly followed (write 55h to EECON2, write AAh to EECON2, then set WR bit) for each byte. It is strongly recommended that interrupts be disabled during this code segment.

Additionally, the WREN bit in EECON1 must be set to enable writes. This mechanism prevents accidental writes to data EEPROM due to unexpected code execution (i.e., runaway programs). The WREN bit should be kept clear at all times, except when updating the EEPROM. The WREN bit is not cleared by hardware

After a write sequence has been initiated, EECON1, EEADRH, EEADR and EEDATA cannot be modified. The WR bit will be inhibited from being set unless the WREN bit is set. The WREN bit must be set on a previous instruction. Both WR and WREN cannot be set with the same instruction.

At the completion of the write cycle, the WR bit is cleared in hardware and the EEPROM Write Complete Interrupt Flag bit (EEIF) is set. The user may either enable this interrupt, or poll this bit. EEIF must be cleared by software.

	MOVLW	DATA_EE_ADDRH	;
	MOVWF	EEADRH	; Upper bits of Data Memory Address to write
	MOVLW	DATA_EE_ADDR	;
	MOVWF	EEADR	; Lower bits of Data Memory Address to write
	MOVLW	DATA_EE_DATA	;
	MOVWF	EEDATA	; Data Memory Value to write
	BCF	EECON1, EEPGD	; Point to DATA memory
	BCF	EECON1,CFGS	; Access EEPROM
	BSF	EECON1, WREN	; Enable writes
	BCF	INTCON, GIE	; Disable Interrupts
	MOVLW	55h	i
Required	MOVWF	EECON2	; Write 55h
Sequence	MOVLW	AAh	i
	MOVWF	EECON2	; Write AAh
	BSF	EECON1, WR	; Set WR bit to begin write
	BSF	INTCON, GIE	; Enable Interrupts
			; User code execution
	BCF	EECON1, WREN	; Disable writes on write complete (EEIF set)

#### 7.5 Write Verify

Depending on the application, good programming practice may dictate that the value written to the memory should be verified against the original value. This should be used in applications where excessive writes can stress bits near the specification limit.

#### 7.6 **Protection Against Spurious Write**

There are conditions when the device may not want to write to the data EEPROM memory. To protect against spurious EEPROM writes, various mechanisms have been built-in. On power-up, the WREN bit is cleared. Also, the Power-up Timer (72 ms duration) prevents EEPROM write.

The write initiate sequence and the WREN bit together help prevent an accidental write during brown-out, power glitch, or software malfunction.

#### 7.7 **Operation During Code Protect**

Data EEPROM memory has its own code protect mechanism. External Read and Write operations are disabled if either of these mechanisms are enabled.

The microcontroller itself can both read and write to the internal Data EEPROM, regardless of the state of the code protect configuration bit. Refer to "Special Features of the CPU" (Section 23.0) for additional information.

#### 7.8 Using the Data EEPROM

The data EEPROM is a high endurance, byte addressable array that has been optimized for the storage of frequently changing information (e.g., program variables or other data that are updated often). Frequently changing values will typically be updated more often than specification D124. If this is not the case, an array refresh must be performed. For this reason, variables that change infrequently (such as constants, IDs, calibration, etc.) should be stored in FLASH program memory.

A simple data EEPROM refresh routine is shown in Example 7-3.

If data EEPROM is only used to store con-Note: stants and/or data that changes rarely, an array refresh is likely not required. See specification D124.

EXAM	PLE 7-3:	DATA EEPROI	A REFRESH ROUTINE
	clrf	EEADR	; Start at address 0
	clrf	EEADRH	;
	bcf	EECON1,CFGS	; Set for memory
	bcf	EECON1, EEPGD	; Set for Data EEPROM
	bcf	INTCON,GIE	; Disable interrupts
	bsf	EECON1,WREN	; Enable writes
Loop			; Loop to refresh array
	bsf	EECON1,RD	; Read current address
	movlw	55h	;
	movwf	EECON2	; Write 55h
	movlw	AAh	;
	movwf	EECON2	; Write AAh
	bsf	EECON1,WR	; Set WR bit to begin write
	btfsc	EECON1,WR	; Wait for write to complete
	bra	\$-2	
	incfsz	EEADR,F	; Increment address
	bra	Loop	; Not zero, do it again
	incfsz	EEADRH, F	; Increment the high address
	bra	Loop	; Not zero, do it again
	bcf	EECON1,WREN	; Disable writes
	bsf	INTCON, GIE	; Enable interrupts

#### EVAMOLE 7 2.

TABLE 7-1: REGISTERS ASSOCIATED WITH DATA EEPROM MEMORY

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 0000	0000 0000
EEADRH	-	_	_	_	_	_	EE Addr Re	egister High	00	00
EEADR	EEPROM Address Register								0000 0000	0000 0000
EEDATA	EEPROM D	ata Register							0000 0000	0000 0000
EECON2	EEPROM C	ontrol Regist	er2 (not a	physical r	egister)				_	_
EECON1	EEPGD	CFGS	_	FREE	WRERR	WREN	WR	RD	xx-0 x000	uu-0 u000
IPR2	_	CMIP	_	EEIP	BCLIP	LVDIP	TMR3IP	CCP2IP	1 1111	1 1111
PIR2	_	CMIF	_	EEIF	BCLIF	LVDIF	TMR3IF	CCP2IF	0 0000	0 0000
PIE2		CMIE	_	EEIE	BCLIE	LVDIE	TMR3IE	CCP2IE	0 0000	0 0000

 $\label{eq:Legend: x = unknown, u = unchanged, x = reserved, - = unimplemented, read as '0'. \\ Shaded cells are not used during FLASH/EEPROM access. \\$ 

NOTES:

# 8.0 8 X 8 HARDWARE MULTIPLIER

#### 8.1 Introduction

An 8 x 8 hardware multiplier is included in the ALU of the PIC18FXX20 devices. By making the multiply a hardware operation, it completes in a single instruction cycle. This is an unsigned multiply that gives a 16-bit result. The result is stored in the 16-bit product register pair (PRODH:PRODL). The multiplier does not affect any flags in the ALUSTA register.

Making the 8 x 8 multiplier execute in a single cycle gives the following advantages:

- Higher computational throughput
- Reduces code size requirements for multiply algorithms

The performance increase allows the device to be used in applications previously reserved for Digital Signal Processors.

Table 8-1 shows a performance comparison between enhanced devices using the single cycle hardware multiply, and performing the same function without the hardware multiply.

# 8.2 Operation

Example 8-1 shows the sequence to do an  $8 \times 8$  unsigned multiply. Only one instruction is required when one argument of the multiply is already loaded in the WREG register.

Example 8-2 shows the sequence to do an 8 x 8 signed multiply. To account for the sign bits of the arguments, each argument's Most Significant bit (MSb) is tested and the appropriate subtractions are done.

#### EXAMPLE 8-1: 8 x 8 UNSIGNED MULTIPLY ROUTINE

MO	VF	ARG1,	W	;				
MU	LWF	ARG2		;	ARG1	*	ARG2	->
				;	PRO	DDI	H:PROI	DL

#### EXAMPLE 8-2: 8 x 8 SIGNED MULTIPLY ROUTINE

MOVF	ARG1,	W	
MULWF	ARG2		; ARG1 * ARG2 ->
			; PRODH:PRODL
BTFSC	ARG2,	SB	; Test Sign Bit
SUBWF	PRODH,	F	; PRODH = PRODH
			; - ARG1
MOVF	ARG2,	W	
BTFSC	ARG1,	SB	; Test Sign Bit
SUBWF	PRODH,	F	; PRODH = PRODH
			; – ARG2

		Program	Cycles	Time		
Routine	Multiply Method	Memory (Words)	(Max)	@ 40 MHz	@ 10 MHz	@ 4 MHz
	Without hardware multiply	13	69	6.9 μs	27.6 μs	69 μs
8 x 8 unsigned	Hardware multiply	1	1	100 ns	400 ns	1 μs
	Without hardware multiply	33	91	9.1 μs	36.4 μs	91 μs
8 x 8 signed	Hardware multiply	6	6	600 ns	2.4 μs	6 μs
16 x 16 uppigned	Without hardware multiply	21	242	24.2 μs	96.8 μs	242 μs
16 x 16 unsigned	Hardware multiply	28	28	2.8 μs	11.2 μs	28 μs
10 10 10 1	Without hardware multiply	52	254	25.4 μs	102.6 μs	254 μs
16 x 16 signed	Hardware multiply	35	40	4.0 μs	16.0 μs	40 μs

## TABLE 8-1: PERFORMANCE COMPARISON

Example 8-3 shows the sequence to do a 16 x 16 unsigned multiply. Equation 8-1 shows the algorithm that is used. The 32-bit result is stored in four registers, RES3:RES0.

#### EQUATION 8-1: 16 x 16 UNSIGNED MULTIPLICATION ALGORITHM

RES3:RES0	=	ARG1H:ARG1L • ARG2H:ARG2L (ARG1H • ARG2H • $2^{16}$ ) + (ARG1H • ARG2L • $2^{8}$ ) + (ARG1L • ARG2H • $2^{8}$ ) +
		$(ARG1L \bullet ARG2H \bullet 2^8) + (ARG1L \bullet ARG2L)$

## EXAMPLE 8-3: 16 x 16 UNSIGNED MULTIPLY ROUTINE

	MOVF	ARG1L,	W		
	MULWF	ARG2L		;	ARG1L * ARG2L ->
				;	PRODH: PRODL
	MOVFF	PRODH,	RES1	;	
	MOVFF	PRODL,	RES0	;	
;					
	MOVF	ARG1H,	W		
	MULWF	ARG2H		;	ARG1H * ARG2H ->
				;	PRODH: PRODL
	MOVFF	PRODH,	RES3	;	
	MOVFF	PRODL,	RES2	;	
;					
	MOVF	ARG1L,	W		
	MULWF	ARG2H		;	ARG1L * ARG2H ->
				;	PRODH: PRODL
	MOVF	PRODL,	W	;	
	ADDWF	RES1,	F	;	Add cross
	MOVF	PRODH,	W	;	products
	ADDWFC	RES2,	F	;	
	CLRF	WREG		;	
	ADDWFC	RES3,	F	;	
;					
	MOVF	ARG1H,	W	;	
	MULWF	ARG2L		;	ARG1H * ARG2L ->
				;	PRODH: PRODL
	MOVF			;	
	ADDWF	RES1,	F	;	Add cross
		PRODH,		;	products
	ADDWFC	RES2,	F	;	
	CLRF	WREG		;	
	ADDWFC	RES3,	F	;	

Example 8-4 shows the sequence to do a 16 x 16 signed multiply. Equation 8-2 shows the algorithm used. The 32-bit result is stored in four registers, RES3:RES0. To account for the sign bits of the arguments, each argument pairs Most Significant bit (MSb) is tested and the appropriate subtractions are done.

#### EQUATION 8-2: 16 x 16 SIGNED MULTIPLICATION ALGORITHM

=  $ARG1H:ARG1L \bullet ARG2H:ARG2L$ 

=	$(ARG1H \bullet ARG2H \bullet 2^{16}) +$
	$(ARG1H \bullet ARG2L \bullet 2^8) +$
	$(ARG1L \bullet ARG2H \bullet 2^8) +$
	$(ARG1L \bullet ARG2L)+$
	$(-1 \bullet ARG2H < 7 > \bullet ARG1H: ARG1L \bullet 2^{16}) +$
	$(-1 \bullet ARG1H < 7 > \bullet ARG2H: ARG2L \bullet 2^{16})$

#### EXAMPLE 8-4: 16 x 16 SIGNED MULTIPLY ROUTINE

<b></b>					
	MOVF	ARG1L,	W		
	MULWF	ARG2L		;	ARG1L * ARG2L ->
				;	PRODH: PRODL
	MOVFF	PRODH,	RES1	;	
		PRODL,			
	MOVEE	FRODE,	KE00	'	
;					
		ARG1H,	W		
	MULWF	ARG2H			ARG1H * ARG2H ->
				;	PRODH: PRODL
	MOVFF	PRODH,	RES3	;	
	MOVFF	PRODL,	RES2	;	
;					
	MOVF	ARG1L,	W		
	MULWF	ARG2H			ARG1L * ARG2H ->
		1110211			PRODH: PRODL
	MOVE		1.7		TRODITITIODE
	MOVF	PRODL,		;	Jdd amaga
	ADDWF	RES1,			Add cross
	MOVF	PRODH,		;	products
	ADDWFC	RES2,	F	;	
	CLRF	WREG		;	
	ADDWFC	RES3,	F	;	
;					
	MOVF	ARG1H,	W	;	
	MULWF	ARG2L			ARG1H * ARG2L ->
					PRODH:PRODL
	MOVF	PRODL,	W		TRODIT: TRODE
		-		;	Add groad
	ADDWF	RES1,	F		Add cross
	MOVF	PRODH,	W	;	products
	ADDWFC	-	F	;	
	CLRF	WREG		;	
	ADDWFC	RES3,	F	;	
;					
	BTFSS	ARG2H,	7	;	ARG2H:ARG2L neg?
	BRA	SIGN AF	RG1	;	no, check ARG1
	MOVF	ARG1L,		;	
	SUBWF	RES2	-	;	
	MOVF	ARG1H,	W	;	
	SUBWFB		**	,	
	SUDWFB	KEDJ			
;					
SIG	N_ARG1				
	BTFSS	ARG1H,	7		ARG1H:ARG1L neg?
	BRA	CONT_CC		;	no, done
	MOVF	ARG2L,	W	;	
	SUBWF	RES2		;	
	MOVF	ARG2H,	W	;	
	SUBWFB				
;					
CON	T CODE				
	:				
	•				

# 9.0 INTERRUPTS

The PIC18FXX20 devices have multiple interrupt sources and an interrupt priority feature that allows each interrupt source to be assigned a high or a low priority level. The high priority interrupt vector is at 000008h, while the low priority interrupt vector is at 000018h. High priority interrupt events will override any low priority interrupts that may be in progress.

There are thirteen registers which are used to control interrupt operation. They are:

- RCON
- INTCON
- INTCON2
- INTCON3
- PIR1, PIR2, PIR3
- PIE1, PIE2, PIE3
- IPR1, IPR2, IPR3

It is recommended that the Microchip header files, supplied with MPLAB<sup>®</sup> IDE, be used for the symbolic bit names in these registers. This allows the assembler/compiler to automatically take care of the placement of these bits within the specified register.

Each interrupt source has three bits to control its operation. The functions of these bits are:

- Flag bit to indicate that an interrupt event occurred
- Enable bit that allows program execution to branch to the interrupt vector address when the flag bit is set
- Priority bit to select high priority or low priority

The interrupt priority feature is enabled by setting the IPEN bit (RCON<7>). When interrupt priority is enabled, there are two bits which enable interrupts globally. Setting the GIEH bit (INTCON<7>) enables all interrupts that have the priority bit set. Setting the GIEL bit (INTCON<6>) enables all interrupts that have the priority bit cleared. When the interrupt flag, enable bit and appropriate global interrupt enable bit are set, the interrupt will vector immediately to address 000008h or 000018h, depending on the priority level. Individual interrupts can be disabled through their corresponding enable bits.

When the IPEN bit is cleared (default state), the interrupt priority feature is disabled and interrupts are compatible with PICmicro<sup>®</sup> mid-range devices. In Compatibility mode, the interrupt priority bits for each source have no effect. INTCON<6> is the PEIE bit, which enables/disables all peripheral interrupt sources. INTCON<7> is the GIE bit, which enables/disables all interrupt sources. All interrupts branch to address 000008h in Compatibility mode.


When an interrupt is responded to, the Global Interrupt Enable bit is cleared to disable further interrupts. If the IPEN bit is cleared, this is the GIE bit. If interrupt priority levels are used, this will be either the GIEH or GIEL bit. High priority interrupt sources can interrupt a low priority interrupt.

The return address is pushed onto the stack and the PC is loaded with the interrupt vector address (000008h or 000018h). Once in the Interrupt Service Routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bits must be cleared in software before re-enabling interrupts to avoid recursive interrupts.

The "return from interrupt" instruction, RETFIE, exits the interrupt routine and sets the GIE bit (GIEH or GIEL if priority levels are used), which re-enables interrupts.

For external interrupt events, such as the INT pins or the PORTB input change interrupt, the interrupt latency will be three to four instruction cycles. The exact latency is the same for one or two-cycle instructions. Individual interrupt flag bits are set, regardless of the status of their corresponding enable bit or the GIE bit.





# 9.1 INTCON Registers

bit

bit

bit

bit

bit

bit

bit

bit

The INTCON Registers are readable and writable registers, which contain various enable, priority and flag bits.

Note:	Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global
	enable bit. User software should ensure the appropriate interrupt flag bits are clear
	prior to enabling an interrupt. This feature allows for software polling.

#### **REGISTER 9-1: INTCON REGISTER**

	R/W-	-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x
	GIE/GI	IEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	<b>INT0IF</b>	RBIF
	bit 7								bit 0
7			Global Interrupt						
			(RCON<7>) = all unmasked						
			all interrupts	interrupte					
			<u>(RCON&lt;7&gt;) =</u>						
			all high priority all interrupts	/ interrupts					
6			Peripheral Inte	errunt Enable	∍ hit				
0			(RCON<7>) =	•	5 51				
	1 = Ena	ables	all unmasked	peripheral in	nterrupts				
			all peripheral						
			(RCON<7>) = all low priority		nterrunts				
			all low priority						
5			IR0 Overflow I						
			the TMR0 ove						
4			s the TMR0 ove 0 External Inte		•				
4			the INT0 exter	•					
	0 = Dis	ables	s the INT0 exte	rnal interrup	t				
3			ort Change Inte						
			the RB port ch						
2			s the RB port cl 1R0 Overflow li	-	-				
2			egister has ove		•	d in softwa	re)		
	0 <b>= TM</b>	R0 re	egister did not o	overflow					
1			0 External Inter				<i>.</i>		
			0 external inter 0 external inter			cleared in	software)		
0			ort Change Inte	•					
-	1 = At I	east	one of the RB7	RB4 pins c	hanged stat		cleared in s	software)	
	0 <b>= No</b> r	ne of	the RB7:RB4 p	oins have ch	anged state	•			
	Note:		nismatch condi smatch conditic				ading PORT	B will end	the

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	l bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### REGISTER 9-2: INTCON2 REGISTER

R/W-1	R/W-1 I	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	
RBIP	INT3IP	TMR0IP	INTEDG3	INTEDG2	INTEDG1	INTEDG0	RBPU	
bit 0							bit 7	
					o Enable bit	ORTB Pull-up	RBPU: PO	it 7
				ed		RTB pull-ups		
		Jes	ort latch val			B pull-ups ar		
				e Select bit	errupt0 Edge	:External Inte	INTEDG0	it 6
						upt on rising e		
					edge	upt on falling	0 = Interru	
				e Select bit	errupt1 Edg	: External Int	INTEDG1	it 5
					0	upt on rising e upt on falling		
				e Select bit	•	: External Int		it 4
						upt on rising e		
					edge	upt on falling	0 = Interru	
				e Select bit	errupt3 Edg	: External Int	INTEDG2	it 3
						upt on rising e		
					•	upt on falling		
				Priority bit	ow Interrupt	TMR0 Overfl		it 2
							1 = High p	
				avity bit		•	0 = Low p	it 1
				Only Dit	interrupt Pri	NT3 External	1 = High p	11 1
						•	$1 = 1 \text{ light } \mu$ 0 = Low p	
				rioritv bit	e Interrupt P	Port Change		it O
					,	•	1 = High p	
						•	0 = Low p	
							Legend:	
	oit, read as '0'	nlemented	U = Unim	Vritable bit	W = V	ahle hit	R = Read	
own	,	•						
•	x = Bit is unkr	•	'0' = Bit is	lit is set			- n = Value	

**Note:** Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt. This feature allows for software polling.

#### **REGISTER 9-3: INTCON3 REGISTER**

R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-
INT2IP	INT1IP	INT3IE	INT2IE	INT1IE	INT3IF	INT2IF	INT1I
bit 7							bi
INT2IP: IN	IT2 External	Interrupt Pr	iority bit				
1 = High p 0 = Low pr	,						
INT1IP: IN	IT1 External	Interrupt Pr	iority bit				
1 = High p 0 = Low pr							
INT3IE: IN	IT3 External	Interrupt Er	nable bit				
	es the INT3 e						
	es the INT3		-				
	IT2 External	•					
	es the INT2 e es the INT2						
INT1IE: IN	IT1 External	Interrupt Er	nable bit				
	es the INT1 e		•				
	es the INT1						
	T3 External	•	•				
	T3 external T3 external			be cleared i	n software)	)	
INT2IF: IN	T2 External	Interrupt Fla	ag bit				
	T2 external T2 external	•	•	be cleared i	n software)	)	
INT1IF: IN	T1 External	Interrupt Fla	ag bit				
1 = The IN	T1 external	interrupt oc	curred (must	be cleared i	n software)	)	
0 = The IN	T1 external	interrupt dic	l not occur				
Legend:							
R = Reada	able bit	W = V	Vritable bit	U = Unin	nplemented	l bit, read as	'0'
	e at POR	(4) - 1	Bit is set	'0' – Bit i	s cleared	x = Bit is u	nknow

**Note:** Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt. This feature allows for software polling.

## 9.2 PIR Registers

The PIR registers contain the individual flag bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are three Peripheral Interrupt Flag Registers (PIR1, PIR2 and PIR3).

- **Note 1:** Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>).
  - User software should ensure the appropriate interrupt flag bits are cleared prior to enabling an interrupt, and after servicing that interrupt.

#### REGISTER 9-4: PIR1: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 1

	R/W-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0			
	PSPIF <sup>(1)</sup>	ADIF	RC1IF	TX1IF	SSPIF	CCP1IF	TMR2IF	TMR1IF			
	bit 7	bit 7									
					(4)						
bit 7		arallel Slave F					<b>6</b> ( ) )				
		l or a write op ad or write ha		s taken plac	e (must be c	leared in so	itware)				
bit 6		Converter In		ı bit							
		D conversion		•	eared in soft	ware)					
	0 = The A/	D conversior	n is not com	plete							
bit 5		SART1 Recei	-	-							
					ll (cleared w	hen RCREG	is read)				
bit 1											
bit 4		SART Transm SART1 trans		•	moty (cleare	d when TXF	RG is writte	n)			
		SART1 trans						,			
bit 3	SSPIF: Ma	aster Synchro	onous Seria	Port Interru	upt Flag bit						
		ansmission/re		complete (m	ust be clear	ed in softwa	re)				
		g to transmit/									
bit 2	CCP1IF: C Capture m	CCP1 Interrup	ot Flag bit								
		R1 register ca	ipture occur	red (must b	e cleared in	software)					
		IR1 register o				,					
	Compare r										
		R1 register co IR1 register c				eared in soft	ware)				
	<u>PWM mod</u> Unused in										
bit 1	TMR2IF: T	TMR2 to PR2	Match Inte	rrupt Flag b	it						
		to PR2 matc		•	eared in soft	ware)					
		IR2 to PR2 m									
bit 0		FMR1 Overflo register over		•	d in coffward						
		register did n			u ili soltware	-)					
		-									
	Note 1:	Enabled on	ly in Microc	ontroller mo	de for PIC1	8F8X20 dev	ices.				

Leç	gend:			
R =	= Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
- n	= Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

	U-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
		CMIF		EEIF	BCLIF	LVDIF	TMR3IF	CCP2IF
	bit 7							bit 0
bit 7	Unimplem	ented: Read	1 as '0'					
bit 6	1 = The co	nparator Inte mparator inp mparator inp	out has chai	nged (must l	be cleared in	n software)		
bit 5	Unimplem	ented: Read	d as '0'	-				
bit 4	EEIF: Data	EEPROM/F	LASH Write	e Operation	Interrupt Fla	ıg bit		
		ite operation ite operation		•		,		
bit 3	1 = A bus o was tra	s Collision Ir collision occu ansmitting (m s collision occ	urred while lust be clea	the SSP mo	, O	ured in I <sup>2</sup> C N	laster mode	2)
bit 2	1 = A low \	w Voltage De voltage condi vice voltage	tion occurre	ed (must be		,		
bit 1	1 = TMR3	MR3 Overflo register over register did r	flowed (mu	st be cleared	d in software	e)		
bit 0	CCP2IF: C	CP2 Interrup	ot Flag bit					
	<u>Capture m</u> 1 = A TMR	-	egister cap		•	leared in so	ftware)	
		<u>node:</u> 1 or TMR3 r R1 or TMR3				ust be clear	ed in softwa	ıre)
	<u>PWM mod</u> Unused in							
	Legend:							
	R = Reada	ble bit	VV = VVI	ritable bit	U = Unin	nplemented	bit, read as	'0'
	- n = Value	at POR	'1' = Bit	t is set	'0' = Bit i	is cleared	x = Bit is	unknown

# REGISTER 9-5: PIR2: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 2

#### PIR3: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 3 **REGISTER 9-6:**

	-		-			,	-	
	U-0	U-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
			RC2IF	TX2IF	TMR4IF	CCP5IF	CCP4IF	CCP3IF
	bit 7							bit 0
bit 7- 6	Unimplem	antad: Rea	d as '0'					
bit 5	•		ive Interrupt	Elag bit				
DIL 5				0	ll (cleared w	hen RCREG	is read)	
			ive buffer is				15 1644)	
bit 4			mit Interrupt					
				•	mpty (cleare	d when TXF	REG is writte	n)
			mit buffer is					
bit 3	TMR4IF: T	MR3 Overfl	ow Interrupt	Flag bit				
		0	· ·		d in software	e)		
		0	not overflow					
bit 2-0			pt Flag bit (0	CCP Module	es 3, 4 and 5	)		
	Capture mo				., .,		<b>.</b>	
			register capt 8 register ca		d (must be c ed	leared in so	itware)	
	Compare n	node:						
					occurred (m	lust be clear	ed in softwa	ire)
			8 register co	mpare mato	h occurred			
	PWM mode							
	Unused in	inis mode						
	Logondi							
	Legend:						1.91	(0)
	R = Reada			itable bit		nplemented		
	- n = Value	at POR	'1' = Bit	is set	'0' = Bit	is cleared	x = Bit is	unknown

# 9.3 PIE Registers

The PIE registers contain the individual enable bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are three Peripheral Interrupt Enable Registers (PIE1, PIE2 and PIE3). When the IPEN bit (RCON<7>) is '0', the PEIE bit must be set to enable any of these peripheral interrupts.

#### REGISTER 9-7: PIE1: PERIPHERAL INTERRUPT ENABLE REGISTER 1

	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	PSPIE <sup>(1)</sup>	ADIE	RC1IE	TX1IE	SSPIE	CCP1IE	TMR2IE	TMR1IE
	bit 7							bit 0
bit 7	PSPIE: Pa	rallel Slave I	Port Read/W	/rite Interrup	t Enable bit	(1)		
			ead/write inte ead/write inte					
bit 6	ADIE: A/D	Converter Ir	nterrupt Ena	ble bit				
		s the A/D in s the A/D in						
bit 5	RC1IE: US	ART1 Rece	ive Interrupt	Enable bit				
			T1 receive i	•				
			RT1 receive i	•				
bit 4			mit Interrupt					
			T1 transmit T1 transmit					
bit 3	SSPIE: Ma	ster Synchro	onous Serial	Port Interru	pt Enable b	it		
	1 = Enable	s the MSSP	interrupt					
	0 = Disable	es the MSSF	P interrupt					
bit 2	CCP1IE: C	CP1 Interru	pt Enable bi	t				
		s the CCP1						
		es the CCP1						
bit 1			2 Match Inter	•	bit			
			to PR2 mat to PR2 mat	•				
bit 0			ow Interrupt	•				
DILO			overflow int					
			overflow in	•				

Note 1: Enabled only in Microcontroller mode for PIC18F8X20 devices.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

U-0 F	2/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
- 0	CMIE	_	EEIE	BCLIE	LVDIE	TMR3IE	CCP2IE
bit 7							bit 0
Unimplemente	ed: Read	as '0'					
CMIE: Compara	ator Inter	rupt Enable	e bit				
1 = Enables the			•				
0 = Disables th			upt				
Unimplemente	d: Read	as '0'					
EEIE: Data EEI	PROM/FI	LASH Write	e Operation	Interrupt En	able bit		
1 = Enables the			•				
0 = Disables th	e write o	peration int	errupt				
BCLIE: Bus Co	Ilision Int	terrupt Ena	ble bit				
1 = Enables the			•				
0 = Disables th	e bus col	llision interi	rupt				
LVDIE: Low Vo	Itage Det	tect Interru	pt Enable bit				
1 = Enables the		0					
0 = Disables th		•					
TMR3IE: TMR3		•					
1 = Enables the			•				
0 = Disables th			•				
CCP2IE: CCP2	•		t				
<ol> <li>1 = Enables the</li> <li>0 = Disables th</li> </ol>							
		menupi					
Legend:							
R = Readable I	oit	W = W	/ritable bit	U = Unin	nplemented l	oit, read as '	0'

'1' = Bit is set

'0' = Bit is cleared

#### REGISTER 9-8: PIE2: PERIPHERAL INTERRUPT ENABLE REGISTER 2

- n = Value at POR

x = Bit is unknown

	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	_	_	RC2IE	TX2IE	TMR4IE	CCP5IE	CCP4IE	CCP3IE
	bit 7							bit 0
bit 7-6	Unimplem	ented: Rea	d as '0'					
bit 5	RC2IE: US	ART2 Rece	ive Interrupt	Enable bit				
	1 = Enables	s the USAR	T2 receive i	nterrupt				
	0 = Disable	s the USAF	RT2 receive	interrupt				
bit 4	TX2IE: USA	ART2 Trans	mit Interrupt	Enable bit				
			T2 transmit					
	0 = Disable	s the USAF	RT2 transmit	interrupt				
bit 3	TMR4IE: TI	MR4 to PR4	Match Inte	rrupt Enable	bit			
			to PR4 mat					
				tch interrupt				
bit 2-0				t (CCP Mod	ules 3, 4 and	d 5)		
	1 = Enables		•					
	0 = Disable	s the CCPx	Interrupt					
								]
	Legend:							
	R = Reada	ble bit	W = W	ritable bit	U = Unim	plemented	bit, read as '	0'
	- n = Value	at POR	'1' = B	it is set	'0' = Bit i	s cleared	x = Bit is u	nknown

#### REGISTER 9-9: PIE3: PERIPHERAL INTERRUPT ENABLE REGISTER 3

### 9.4 IPR Registers

The IPR registers contain the individual priority bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are three Peripheral Interrupt Priority Registers (IPR1, IPR2 and IPR3). The operation of the priority bits requires that the Interrupt Priority Enable (IPEN) bit be set.

#### REGISTER 9-10: IPR1: PERIPHERAL INTERRUPT PRIORITY REGISTER 1

	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
	PSPIP <sup>(1)</sup>	ADIP	RC1IP	TX1IP	SSPIP	CCP1IP	TMR2IP	TMR1IP
	bit 7							bit 0
bit 7			Port Read/W	/rite Interrup	t Priority bit	(1)		
	1 = High pr 0 = Low pri	2						
bit 6	ADIP: A/D	Converter Ir	nterrupt Prio	rity bit				
	1 = High pr	•						
	0 = Low pri	,		<b>D</b> · · · · · ·				
bit 5	1 = High pr		ive Interrupt	Priority bit				
	0 = Low pri	•						
bit 4	TX1IP: US/	ART1 Trans	mit Interrupt	Priority bit				
	1 = High pr	2						
	0 = Low pri	•	<b>.</b>			.,		
bit 3	1 = High pr	•	onous Serial	I Port Interru	ipt Priority b	lt		
	0 = Low pri							
bit 2	CCP1IP: C	CP1 Interru	pt Priority bi	t				
	1 = High pr	•						
	0 = Low pri	•						
bit 1	1 = High pr		2 Match Inter	rrupt Priority	bit			
	0 = Low pri	,						
bit 0	TMR1IP: T	- MR1 Overflo	ow Interrupt	Priority bit				
	1 = High pr	•		-				
	0 = Low pri	ority						

#### **Note 1:** Enabled only in Microcontroller mode for PIC18F8X20 devices.

Legend	1:			
R = Re	adable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Va	alue at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

	U-0	R/W-1	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
	—	CMIP	—	EEIP	BCLIP	LVDIP	TMR3IP	CCP2IP
	bit 7							bit 0
bit 7	Unimplem	ented: Rea	d as '0'					
bit 6	1 = High pr	iority	errupt Priority	y bit				
L:1 C	0 = Low pri	•	101					
bit 5	-	ented: Rea						
bit 4	<b>EEIP</b> : Data 1 = High pr 0 = Low pri	iority	FLASH Write	e Operation	Interrupt Pri	ority bit		
bit 3	<b>BCLIP</b> : Bus 1 = High pr 0 = Low pri	iority	nterrupt Prio	rity bit				
bit 2	<b>LVDIP</b> : Lov 1 = High pr 0 = Low pri	iority	etect Interrup	ot Priority bit				
bit 1	<b>TMR3IP</b> : T 1 = High pr 0 = Low pri	iority	ow Interrupt	Priority bit				
bit 0	<b>CCP2IP</b> : C 1 = High pr 0 = Low pri	iority	pt Priority bit	t				
	Logondi							]
	Legend:						1.10	<u></u>
	R = Reada			ritable bit		-	bit, read as '	
	- n = Value	at POR	'1' = Bi	t is set	'0' = Bit i	s cleared	x = Bit is u	nknown

#### REGISTER 9-11: IPR2: PERIPHERAL INTERRUPT PRIORITY REGISTER 2

#### REGISTER 9-12: IPR3: PERIPHERAL INTERRUPT PRIORITY REGISTER 3

	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
			RC2IP	TX2IP	TMR4IP	CCP5IP	CCP4IP	CCP3IP
	bit 7							bit 0
bit 7-6	Unimpleme	nted: Rea	d as '0'					
bit 5	<b>RC2IP</b> : USA 1 = High pri 0 = Low pric	ority	ive Interrupt	Priority bit				
bit 4	<b>TX2IP</b> : USA 1 = High pri 0 = Low pric	ority	mit Interrupt	Priority bit				
bit 3	<b>TMR4IP</b> : TM 1 = High pri 0 = Low pric	ority	Match Inter	rrupt Priority	bit			
bit 2	<b>CCPxIP</b> : CC 1 = High pri 0 = Low pric	ority	pt Priority bit	t (CCP Mode	ules 3, 4 and	d 5)		
	Legend:							
	R = Readab	ole bit	W = W	ritable bit	U = Unim	plemented	bit, read as '	0'

'0' = Bit is cleared

x = Bit is unknown

'1' = Bit is set

n = Value at POR

# 9.5 RCON Register

The RCON register contains the IPEN bit, which is used to enable prioritized interrupts. The functions of the other bits in this register are discussed in more detail in Section 4.14.

#### **REGISTER 9-13: RCON REGISTER**

	R/W-0	U-0	U-0	R/W-1	R-1	R-1	R/W-0	R/W-0
	IPEN		_	RI	TO	PD	POR	BOR
	bit 7			•				bit 0
bit 7		rrupt Priority						
		e priority lev			Compatibili	tv mode)		
bit 6-5		ented: Rea			Compation	ty mode)		
bit 4		Instruction I						
		For details of bit operation, see Register 4-4						
bit 3	TO: Watchdog Time-out Flag bit							
	For details of bit operation, see Register 4-4							
bit 2	PD: Power-down Detection Flag bit							
	For details of bit operation, see Register 4-4							
bit 1	POR: Power-on Reset Status bit							
	For details of bit operation, see Register 4-4							
bit 0	BOR: Brown-out Reset Status bit							
	For details of bit operation, see Register 4-4							
	Legend:							
	R = Reada			Vritable bit		•	bit, read as	
	- n = Value	at POR	'1' = E	Bit is set	'0' = Bit	is cleared	x = Bit is ι	unknown

## 9.6 INT0 Interrupt

External interrupts on the RB0/INT0, RB1/INT1, RB2/INT2 and RB3/INT3 pins are edge-triggered: either rising, if the corresponding INTEDGx bit is set in the INTCON2 register, or falling, if the INTEDGx bit is clear. When a valid edge appears on the RBx/INTx pin, the corresponding flag bit, INTxF, is set. This interrupt can be disabled by clearing the corresponding enable bit, INTxE. Flag bit, INTxF, must be cleared in software in the Interrupt Service Routine before re-enabling the interrupt. All external interrupts (INT0, INT1, INT2 and INT3) can wake-up the processor from SLEEP, if bit INTxIE was set prior to going into SLEEP. If the global interrupt enable bit GIE is set, the processor will branch to the interrupt vector following wake-up.

The interrupt priority for INT, INT2 and INT3 is determined by the value contained in the interrupt priority bits: INT1IP (INTCON3<6>), INT2IP (INTCON3<7>) and INT3IP (INTCON2<1>). There is no priority bit associated with INT0; it is always a high priority interrupt source.

### 9.7 TMR0 Interrupt

In 8-bit mode (which is the default), an overflow in the TMR0 register (FFh  $\rightarrow$  00h) will set flag bit TMR0IF. In 16-bit mode, an overflow in the TMR0H:TMR0L registers (FFFFh  $\rightarrow$  0000h) will set flag bit TMR0IF. The interrupt can be enabled/disabled by setting/clearing enable bit, TMR0IE (INTCON<5>). Interrupt priority for Timer0 is determined by the value contained in the interrupt priority bit, TMR0IP (INTCON2<2>). See Section 11.0 for further details on the Timer0 module.

#### 9.8 PORTB Interrupt-on-Change

An input change on PORTB<7:4> sets flag bit RBIF (INTCON<0>). The interrupt can be enabled/disabled by setting/clearing enable bit, RBIE (INTCON<3>). Interrupt priority for PORTB interrupt-on-change is determined by the value contained in the interrupt priority bit, RBIP (INTCON2<0>).

### 9.9 Context Saving During Interrupts

During an interrupt, the return PC value is saved on the stack. Additionally, the WREG, STATUS and BSR registers are saved on the fast return stack. If a fast return from interrupt is not used (See Section 4.3), the user may need to save the WREG, STATUS and BSR registers in software. Depending on the user's application, other registers may also need to be saved. Example 9-1 saves and restores the WREG, STATUS and BSR registers during an Interrupt Service Routine.

EXAMPLE 9-1: SAVING STATUS, WREG AND BSR REGISTERS IN RAM

		,
MOVWF	W_TEMP	; W_TEMP is in virtual bank
MOVFF	STATUS, STATUS_TEMP	; STATUS_TEMP located anywhere
MOVFF	BSR, BSR_TEMP	; BSR located anywhere
;		
; USER	ISR CODE	
;		
MOVFF	BSR_TEMP, BSR	; Restore BSR
MOVF	W_TEMP, W	; Restore WREG
MOVFF	STATUS_TEMP, STATUS	; Restore STATUS

# 10.0 I/O PORTS


Depending on the device selected, there are either seven or nine I/O ports available on PIC18FXX20 devices. Some of their pins are multiplexed with one or more alternate functions from the other peripheral features on the device. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin.


Each port has three registers for its operation. These registers are:

- TRIS register (data direction register)
- PORT register (reads the levels on the pins of the device)
- LAT register (output latch)

The data latch (LAT register) is useful for readmodify-write operations on the value that the I/O pins are driving.

A simplified version of a generic I/O port and its operation is shown in Figure 10-1.





# 10.1 PORTA, TRISA and LATA Registers

PORTA is a 7-bit wide, bi-directional port. The corresponding Data Direction register is TRISA. Setting a TRISA bit (= 1) will make the corresponding PORTA pin an input (i.e., put the corresponding output driver in a High-Impedance mode). Clearing a TRISA bit (= 0) will make the corresponding PORTA pin an output (i.e., put the contents of the output latch on the selected pin).

Reading the PORTA register reads the status of the pins, whereas writing to it will write to the port latch.

The Data Latch register (LATA) is also memory mapped. Read-modify-write operations on the LATA register, read and write the latched output value for PORTA.

The RA4 pin is multiplexed with the Timer0 module clock input to become the RA4/T0CKI pin. The RA4/T0CKI pin is a Schmitt Trigger input and an open drain output. All other RA port pins have TTL input levels and full CMOS output drivers.

The RA6 pin is only enabled as a general I/O pin in ECIO and RCIO Oscillator modes.


The other PORTA pins are multiplexed with analog inputs and the analog VREF+ and VREF- inputs. The operation of each pin is selected by clearing/setting the control bits in the ADCON1 register (A/D Control Register1).

Note:	On a Power-on Reset, RA5 and RA3:RA0
	are configured as analog inputs and read
	as '0'. RA6 and RA4 are configured as
	digital inputs.


The TRISA register controls the direction of the RA pins, even when they are being used as analog inputs. The user must ensure the bits in the TRISA register are maintained set when using them as analog inputs.

#### EXAMPLE 10-1: INITIALIZING PORTA

CLRF PORTA	; Initialize PORTA by ; clearing output
CLRF LATA	<pre>; data latches ; Alternate method ; to clear output </pre>
MOVLW 0x0F MOVWF ADCON1 MOVLW 0xCF	; data latches ; Configure A/D ; for digital inputs ; Value used to ; initialize data
MOVWF TRISA	; direction ; Set RA<3:0> as inputs ; RA<5:4> as outputs



## FIGURE 10-4: BLOCK DIAGRAM OF RA6 PIN (WHEN ENABLED AS I/O)



### TABLE 10-1: PORTA FUNCTIONS

Name	Bit#	Buffer	Function
RA0/AN0	bit0	TTL	Input/output or analog input.
RA1/AN1	bit1	TTL	Input/output or analog input.
RA2/AN2/VREF-	bit2	TTL	Input/output or analog input or VREF
RA3/AN3/VREF+	bit3	TTL	Input/output or analog input or VREF+.
RA4/T0CKI	bit4	ST	Input/output or external clock input for Timer0. Output is open drain type.
RA5/AN4/LVDIN	bit5	TTL	Input/output or slave select input for synchronous serial port or analog input, or low voltage detect input.
OSC2/CLKO/RA6	bit6	TTL	OSC2 or clock output, or I/O pin.

Legend: TTL = TTL input, ST = Schmitt Trigger input

#### TABLE 10-2: SUMMARY OF REGISTERS ASSOCIATED WITH PORTA

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other RESETS
PORTA	—	RA6	RA5	RA4	RA3	RA2	RA1	RA0	-x0x 0000	-u0u 0000
LATA	_	LATA Data Output Register -xxx xxxx -uuu uuuu								
TRISA	_	PORTA Data Direction Register -111 1111 -111 1111					-111 1111			
ADCON1	_		VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0	00 0000	00 0000

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTA.

### 10.2 PORTB, TRISB and LATB Registers

PORTB is an 8-bit wide, bi-directional port. The corresponding Data Direction register is TRISB. Setting a TRISB bit (= 1) will make the corresponding PORTB pin an input (i.e., put the corresponding output driver in a High-Impedance mode). Clearing a TRISB bit (= 0) will make the corresponding PORTB pin an output (i.e., put the contents of the output latch on the selected pin).

The Data Latch register (LATB) is also memory mapped. Read-modify-write operations on the LATB register, read and write the latched output value for PORTB.

EXAMPLE 10-2:	INITIALIZING PORTB
---------------	--------------------

CLRF PORTB	; Initialize PORTB by ; clearing output
CLRF LATB	; data latches ; Alternate method ; to clear output ; data latches
MOVLW 0xCF	; Value used to ; initialize data ; direction
MOVWF TRISB	; Set RB<3:0> as inputs ; RB<5:4> as outputs ; RB<7:6> as inputs

Each of the PORTB pins has a weak internal pull-up. A single control bit can turn on all the pull-ups. This is performed by clearing bit  $\overline{\text{RBPU}}$  (INTCON2<7>). The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on a Power-on Reset.

Note: On a Power-on Reset, these pins are configured as digital inputs.

Four of the PORTB pins (RB3:RB0) are the external interrupt pins, INT3 through INT0. In order to use these pins as external interrupts, the corresponding TRISB bit must be set to '1'.

The other four PORTB pins (RB7:RB4) have an interrupt-on-change feature. Only pins configured as inputs can cause this interrupt to occur (i.e., any RB7:RB4 pin configured as an output is excluded from the interrupt-on-change comparison). The input pins (of RB7:RB4) are compared with the old value latched on the last read of PORTB. The "mismatch" outputs of RB7:RB4 are OR'ed together to generate the RB Port Change Interrupt with flag bit, RBIF (INTCON<0>).

This interrupt can wake the device from SLEEP. The user, in the Interrupt Service Routine, can clear the interrupt in the following manner:

- a) Any read or write of PORTB (except with the MOVFF instruction). This will end the mismatch condition.
- b) Clear flag bit RBIF.

A mismatch condition will continue to set flag bit, RBIF. Reading PORTB will end the mismatch condition and allow flag bit RBIF to be cleared.


The interrupt-on-change feature is recommended for wake-up on key depression operation and operations where PORTB is only used for the interrupt-on-change feature. Polling of PORTB is not recommended while using the interrupt-on-change feature.

For PIC18F8X20 devices, RB3 can be configured by the configuration bit CCP2MX, as the alternate peripheral pin for the CCP2 module. This is only available when the device is configured in Microprocessor, Microprocessor with Boot Block, or Extended Microcontroller operating modes.


The RB5 pin is used as the LVP programming pin. When the LVP configuration bit is programmed, this pin loses the I/O function and become a programming test function.

**Note:** When LVP is enabled, the weak pull-up on RB5 is disabled.


#### FIGURE 10-5: BLOCK DIAGRAM OF RB7:RB4 PINS



#### FIGURE 10-6: BLOCK DIAGRAM OF RB2:RB0 PINS



# FIGURE 10-7: BLOCK DIAGRAM OF RB3 PIN



Name	Bit#	Buffer	Function
RB0/INT0	bit0	TTL/ST <sup>(1)</sup>	Input/output pin or external interrupt input0. Internal software programmable weak pull-up.
RB1/INT1	bit1	TTL/ST <sup>(1)</sup>	Input/output pin or external interrupt input1. Internal software programmable weak pull-up.
RB2/INT2	bit2	TTL/ST <sup>(1)</sup>	Input/output pin or external interrupt input2. Internal software programmable weak pull-up.
RB3/CCP2 <sup>(3)</sup> /INT3	bit3	TTL/ST <sup>(4)</sup>	Input/output pin, or external interrupt input3. Capture2 input/Compare2 output/PWM output (when CCP2MX configuration bit is enabled, all PIC18F8X20 Operating modes except Microcontroller mode). Internal software programmable weak pull-up.
RB4/KBI0	bit4	TTL	Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up.
RB5/KBI1/PGM	bit5	TTL/ST <sup>(2)</sup>	Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up. Low voltage ICSP enable pin.
RB6/KBI2/PGC	bit6	TTL/ST <sup>(2)</sup>	Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up. Serial programming clock.
RB7/KBI3/PGD	bit7	TTL/ST <sup>(2)</sup>	Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up. Serial programming data.

Legend: TTL = TTL input, ST = Schmitt Trigger input

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

2: This buffer is a Schmitt Trigger input when used in Serial Programming mode.

**3:** RC1 is the alternate assignment for CCP2 when CCP2MX is not set (all Operating modes except Microcontroller mode).

4: This buffer is a Schmitt Trigger input when configured as the CCP2 input.

### TABLE 10-4: SUMMARY OF REGISTERS ASSOCIATED WITH PORTB

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other RESETS
PORTB	RB7	RB6	RB0	xxxx xxxx	uuuu uuuu					
LATB	LATB Data	Output Reg		xxxx xxxx	uuuu uuuu					
TRISB	PORTB Da	ata Directior	n Register						1111 1111	1111 1111
INTCON	GIE/ PEIE/ TMR0IE INT0IE RBIE TMR0IF INT0IF RBIF GIEH GIEL								0000 0000	0000 0000
INTCON2	RBPU	INTEDG0	RBIP	1111 1111	1111 1111					
INTCON3	INT2IP	INT1IP	INT3IE	INT2IE	INT1IE	INT3IF	INT2IF	INT1IF	1100 0000	1100 0000

Legend: x = unknown, u = unchanged. Shaded cells are not used by PORTB.

# 10.3 PORTC, TRISC and LATC Registers

PORTC is an 8-bit wide, bi-directional port. The corresponding Data Direction register is TRISC. Setting a TRISC bit (= 1) will make the corresponding PORTC pin an input (i.e., put the corresponding output driver in a High-Impedance mode). Clearing a TRISC bit (= 0) will make the corresponding PORTC pin an output (i.e., put the contents of the output latch on the selected pin).

The Data Latch register (LATC) is also memory mapped. Read-modify-write operations on the LATC register, read and write the latched output value for PORTC.

PORTC is multiplexed with several peripheral functions (Table 10-5). PORTC pins have Schmitt Trigger input buffers.

When enabling peripheral functions, care should be taken in defining TRIS bits for each PORTC pin. Some peripherals override the TRIS bit to make a pin an output, while other peripherals override the TRIS bit to make a pin an input. The user should refer to the corresponding peripheral section for the correct TRIS bit settings.


Note: On a Power-on Reset, these pins are configured as digital inputs.

The pin override value is not loaded into the TRIS register. This allows read-modify-write of the TRIS register, without concern due to peripheral overrides.

RC1 is normally configured by configuration bit, CCP2MX, as the default peripheral pin of the CCP2 module (default/erased state, CCP2MX = 1).

CLRF	PORTC	; Initialize PORTC by ; clearing output
		; clearing output
		; data latches
CLRF	LATC	; Alternate method
		; to clear output
		; data latches
MOVLW	0xCF	; Value used to
		; initialize data
		; direction
MOVWF	TRISC	; Set RC<3:0> as inputs
		; RC<5:4> as outputs
		; RC<7:6> as inputs

# FIGURE 10-8: PORTC BLOCK DIAGRAM (PERIPHERAL OUTPUT OVERRIDE)



### TABLE 10-5:PORTC FUNCTIONS

Name	Bit#	Buffer Type	Function
RC0/T10SO/T13CKI	bit0	ST	Input/output port pin, Timer1 oscillator output, or Timer1/Timer3 clock input.
RC1/T1OSI/CCP2 <sup>(1)</sup>	bit1	ST	Input/output port pin, Timer1 oscillator input, or Capture2 input/ Compare2 output/PWM output (when CCP2MX configuration bit is disabled).
RC2/CCP1	bit2	ST	Input/output port pin or Capture1 input/Compare1 output/ PWM1 output.
RC3/SCK/SCL	bit3	ST	RC3 can also be the synchronous serial clock for both SPI and I <sup>2</sup> C modes.
RC4/SDI/SDA	bit4	ST	RC4 can also be the SPI Data In (SPI mode) or Data I/O (I <sup>2</sup> C mode).
RC5/SDO	bit5	ST	Input/output port pin or Synchronous Serial Port data output.
RC6/TX1/CK1	bit6	ST	Input/output port pin, Addressable USART1 Asynchronous Transmit, or Addressable USART1 Synchronous Clock.
RC7/RX1/DT1	bit7	ST	Input/output port pin, Addressable USART1 Asynchronous Receive, or Addressable USART1 Synchronous Data.

Legend: ST = Schmitt Trigger input

Note 1: RB3 is the alternate assignment for CCP2 when CCP2MX is set.

#### TABLE 10-6: SUMMARY OF REGISTERS ASSOCIATED WITH PORTC

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other RESETS
PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	xxxx xxxx	uuuu uuuu
LATC	LATC D	LATC Data Output Register								uuuu uuuu
TRISC	PORTC	Data Dire	ection Reg		1111 1111	1111 1111				

Legend: x = unknown, u = unchanged

# 10.4 PORTD, TRISD and LATD Registers

PORTD is an 8-bit wide, bi-directional port. The corresponding Data Direction register is TRISD. Setting a TRISD bit (= 1) will make the corresponding PORTD pin an input (i.e., put the corresponding output driver in a High-Impedance mode). Clearing a TRISD bit (= 0) will make the corresponding PORTD pin an output (i.e., put the contents of the output latch on the selected pin).

The Data Latch register (LATD) is also memory mapped. Read-modify-write operations on the LATD register, read and write the latched output value for PORTD.

PORTD is an 8-bit port with Schmitt Trigger input buffers. Each pin is individually configurable as an input or output.

Note:	On a Power-on Reset, these pins an	е
	configured as digital inputs.	


PORTD is multiplexed with the system bus as the external memory interface; I/O port functions are only available when the system bus is disabled, by setting the EBDIS bit in the MEMCOM register (MEMCON<7>). When operating as the external memory interface, PORTD is the low order byte of the multiplexed address/data bus (AD7:AD0).

PORTD can also be configured as an 8-bit wide microprocessor port (Parallel Slave Port) by setting control bit PSPMODE (TRISE<4>). In this mode, the input buffers are TTL. See Section 10.10 for additional information on the Parallel Slave Port (PSP).

### EXAMPLE 10-4: INITIALIZING PORTD

CLRF	PORTD	; Initialize PORTD by ; clearing output
CLRF	LATD	; data latches ; Alternate method
		; to clear output ; data latches
MOVLW	0xCF	; Value used to
		; initialize data ; direction
MOVWF	TRISD	; Set RD<3:0> as inputs ; RD<5:4> as outputs
		; RD<7:6> as inputs

#### FIGURE 10-9: PORTD BLOCK DIAGRAM IN I/O PORT MODE



# PIC18FXX20






TABLE 10-7:	PORTD FUNCTIONS
-------------	-----------------

Name	Bit#	Buffer Type	Function
RD0/PSP0/AD0	bit0	ST/TTL <sup>(1)</sup>	Input/output port pin, parallel slave port bit0 or address/data bus bit0.
RD1/PSP1/AD1	bit1	ST/TTL <sup>(1)</sup>	Input/output port pin, parallel slave port bit1 or address/data bus bit1.
RD2/PSP2/AD2	bit2	ST/TTL <sup>(1)</sup>	Input/output port pin, parallel slave port bit2 or address/data bus bit2.
RD3/PSP3/AD3	bit3	ST/TTL <sup>(1)</sup>	Input/output port pin, parallel slave port bit3 or address/data bus bit3.
RD4/PSP4/AD4	bit4	ST/TTL <sup>(1)</sup>	Input/output port pin, parallel slave port bit4 or address/data bus bit4.
RD5/PSP5/AD5	bit5	ST/TTL <sup>(1)</sup>	Input/output port pin, parallel slave port bit5 or address/data bus bit5.
RD6/PSP6/AD6	bit6	ST/TTL <sup>(1)</sup>	Input/output port pin, parallel slave port bit6 or address/data bus bit6.
RD7/PSP7/AD7	bit7	ST/TTL <sup>(1)</sup>	Input/output port pin, parallel slave port bit7 or address/data bus bit7.

Legend: ST = Schmitt Trigger input, TTL = TTL input

**Note 1:** Input buffers are Schmitt Triggers when in I/O mode and TTL buffers when in System Bus or Parallel Slave Port mode.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other RESETS
PORTD	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	xxxx xxxx	uuuu uuuu
LATD	LATD Da	LATD Data Output Register								uuuu uuuu
TRISD	PORTD	PORTD Data Direction Register							1111 1111	1111 1111
PSPCON	IBF	OBF	IBOV	PSPMODE	—	—	—	—	0000	0000
MEMCON	EBDIS	-	WAIT1	WAIT0	_	_	WM1	WM0	0-0000	0-0000

TABLE 10-8: SUMMARY OF REGISTERS ASSO	CIATED WITH PORTD
---------------------------------------	-------------------

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by PORTD.

## 10.5 PORTE, TRISE and LATE Registers

PORTE is an 8-bit wide, bi-directional port. The corresponding data direction register is TRISE. Setting a TRISE bit (= 1) will make the corresponding PORTE pin an input (i.e., put the corresponding output driver in a High-Impedance mode). Clearing a TRISE bit (= 0) will make the corresponding PORTE pin an output (i.e., put the contents of the output latch on the selected pin).

Read-modify-write operations on the LATE register, read and write the latched output value for PORTE.

PORTE is an 8-bit port with Schmitt Trigger input buffers. Each pin is individually configurable as an input or output. PORTE is multiplexed with the CCP module (Table 10-9).

On PIC18F8X20 devices, PORTE is also multiplexed with the system bus as the external memory interface; the I/O bus is available only when the system bus is disabled, by setting the EBDIS bit in the MEMCON register (MEMCON<7>). If the device is configured in Microprocessor or Extended Microcontroller mode, then the PORTE<7:0> becomes the high byte of the address/data bus for the external program memory interface. In Microcontroller mode, the PORTE<2:0> pins become the control inputs for the Parallel Slave Port when bit PSPMODE (PSPCON<4>) is set. (Refer to Section 4.1.1 for more information on Program Memory modes.)


When the Parallel Slave Port is active, three PORTE pins (RE0/RD/AD8, RE1/WR/AD9, and RE2/CS/AD10) function as its control inputs. This automatically occurs when the PSPMODE bit (PSPCON<4>) is set. Users must also make certain that bits TRISE<2:0> are set to configure the pins as digital inputs, and the ADCON1 register is configured for digital I/O. The PORTE PSP control functions are summarized in Table 10-9.

Pin RE7 can be configured as the alternate peripheral pin for CCP module 2, when the device is operating in Microcontroller mode. This is done by clearing the configuration bit CCP2MX in configuration register, CONFIG3H (CONFIG3H<0>). Note: For PIC18F8X20 (80-pin) devices operating in Extended Microcontroller mode, PORTE defaults to the system bus on Power-on Reset.


#### EXAMPLE 10-5: INITIALIZING PORTE

CLRF	PORTE	; Initialize PORTE by ; clearing output
CLRF	LATE	; data latches ; Alternate method ; to clear output
MOVLW	0x03	; data latches ; Value used to ; initialize data
MOVWF	TRISE	; direction ; Set RE1:RE0 as inputs ; RE7:RE2 as outputs

#### FIGURE 10-11: PORTE BLOCK DIAGRAM IN I/O MODE



#### FIGURE 10-12: PORTE BLOCK DIAGRAM IN SYSTEM BUS MODE



Name	Bit#	Buffer Type	Function
RE0/RD/AD8	bit0	ST/TTL <sup>(1)</sup>	Input/output port pin, Read control for parallel slave port, or address/data bit 8 For RD (PSP Control mode): 1 = Not a read operation 0 = Read operation, reads PORTD register (if chip selected)
RE1/WR/AD9	bit1	ST/TTL <sup>(1)</sup>	Input/output port pin, Write control for parallel slave port, or address/data bit 9 For WR (PSP Control mode): 1 = Not a write operation 0 = Write operation, writes PORTD register (if chip selected)
RE2/CS/AD10	bit2	ST/TTL <sup>(1)</sup>	Input/output port pin, Chip Select control for parallel slave port, or address/data bit 10 For CS (PSP Control mode): 1 = Device is not selected 0 = Device is selected
RE3/AD11	bit3	ST/TTL <sup>(1)</sup>	Input/output port pin or address/data bit 11.
RE4/AD12	bit4	ST/TTL <sup>(1)</sup>	Input/output port pin or address/data bit 12.
RE5/AD13	bit5	ST/TTL <sup>(1)</sup>	Input/output port pin or address/data bit 13.
RE6/AD14	bit6	ST/TTL <sup>(1)</sup>	Input/output port pin or address/data bit 14.
RE7/CCP2/AD15	bit7	ST/TTL <sup>(1)</sup>	Input/output port pin, Capture2 input/ Compare2 output/PWM output (PIC18F8X20 devices in Microcontroller mode only), or address/data bit 15.

Legend: ST = Schmitt Trigger input, TTL = TTL input

**Note 1:** Input buffers are Schmitt Triggers when in I/O or CCP mode, and TTL buffers when in System Bus or PSP Control mode.

TABLE 10-10:	SUMMARY OF REGISTERS ASSOCIATED WITH PORTE
--------------	--

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS
TRISE	PORTE	Data Dire		1111 1111	1111 1111					
PORTE	Read PC	ORTE pin	/Write PC	RTE Data La	tch				xxxx xxxx	uuuu uuuu
LATE	Read PC	Read PORTE Data Latch/Write PORTE Data Latch xxxx xxxx uuuu uuuu								
MEMCON	EBDIS	—	WAIT1	WAIT0	—	_	WM1	WM0	0-0000	000000
PSPCON	IBF	OBF	IBOV	PSPMODE	—	_	_	_	0000	0000

Legend: x = unknown, u = unchanged. Shaded cells are not used by PORTE.

# 10.6 PORTF, LATF, and TRISF Registers

PORTF is an 8-bit wide, bi-directional port. The corresponding Data Direction register is TRISF. Setting a TRISF bit (= 1) will make the corresponding PORTF pin an input (i.e., put the corresponding output driver in a High-Impedance mode). Clearing a TRISF bit (= 0) will make the corresponding PORTF pin an output (i.e., put the contents of the output latch on the selected pin).

Read-modify-write operations on the LATF register, read and write the latched output value for PORTF.


PORTF is multiplexed with several analog peripheral functions, including the A/D converter inputs and comparator inputs, outputs, and voltage reference.

- Note 1: On a Power-on Reset, the RF6:RF0 pins are configured as inputs and read as '0'.
  - **2:** To configure PORTF as digital I/O, turn off comparators and set ADCON1 value.

#### EXAMPLE 10-6: INITIALIZING PORTF


CLRF	PORTF	; Initialize PORTF by ; clearing output : data latches
CLRF	LATF	; Alternate method ; to clear output ; data latches
MOVLW	0x07	i
MOVWF	CMCON	; Turn off comparators
MOVLW	0x0F	;
MOVWF	ADCON1	; Set PORTF as digital I/O
MOVLW	0xCF	; Value used to
		; initialize data
		; direction
MOVWF	TRISF	; Set RF3:RF0 as inputs
		; RF5:RF4 as outputs
		; RF7:RF6 as inputs

# FIGURE 10-13: PORTF RF1/AN6/C2OUT, RF2/AN5/C1OUT BLOCK DIAGRAM




# PIC18FXX20

FIGURE 10-14: RF6:RF3 AND RF0 PINS BLOCK DIAGRAM



# FIGURE 10-15: RF7 PIN BLOCK DIAGRAM



# TABLE 10-11: PORTF FUNCTIONS

Name	Bit#	Buffer Type	Function
RF0/AN5	bit0	ST	Input/output port pin or analog input.
RF1/AN6/C2OUT	bit1	ST	Input/output port pin, analog input or comparator 2 output.
RF2/AN7/C1OUT	bit2	ST	Input/output port pin, analog input or comparator 1 output.
RF3/AN8	bit3	ST	Input/output port pin or analog input/comparator input.
RF4/AN9	bit4	ST	Input/output port pin or analog input/comparator input.
RF5/AN10/ CVREF	bit5	ST	Input/output port pin, analog input/comparator input, or comparator reference output.
RF6/AN11	bit6	ST	Input/output port pin or analog input/comparator input.
RF7/SS	bit7	ST/TTL	Input/output port pin or Slave Select pin for Synchronous Serial Port.

Legend: ST = Schmitt Trigger input, TTL = TTL input

# TABLE 10-12: SUMMARY OF REGISTERS ASSOCIATED WITH PORTF

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS
TRISF	PORTF D	ata Directi	1111 1111	1111 1111						
PORTF	Read PO	Read PORTF pin/Write PORTF Data Latch xxxx xxxx uuuu uuuu								
LATF	Read PO	RTF Data	Latch/Wri	ite PORT	F Data La	atch			0000 0000	uuuu uuuu
ADCON1	—	_	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0	00 0000	00 0000
CMCON	C2OUT	C10UT	C2INV	C1INV	CIS	CM2	CM1	CM0	0000 0000	0000 0000
CVRCON	CVREN	CVROE	CVRR	CVRSS	CVR3	CVR2	CVR1	CVR0	0000 0000	0000 0000

Legend: x = unknown, u = unchanged. Shaded cells are not used by PORTF.

# 10.7 PORTG, TRISG and LATG Registers

PORTG is a 5-bit wide, bi-directional port. The corresponding data direction register is TRISG. Setting a TRISG bit (= 1) will make the corresponding PORTG pin an input (i.e., put the corresponding output driver in a High-Impedance mode). Clearing a TRISG bit (= 0) will make the corresponding PORTC pin an output (i.e., put the contents of the output latch on the selected pin).

The Data Latch register (LATG) is also memory mapped. Read-modify-write operations on the LATG register, read and write the latched output value for PORTG.

PORTG is multiplexed with both CCP and USART functions (Table 10-13). PORTG pins have Schmitt Trigger input buffers.

When enabling peripheral functions, care should be taken in defining TRIS bits for each PORTG pin. Some peripherals override the TRIS bit to make a pin an output, while other peripherals override the TRIS bit to make a pin an input. The user should refer to the corresponding peripheral section for the correct TRIS bit settings.


Note:	On a Power-on Reset, these pins are
	configured as digital inputs.

The pin override value is not loaded into the TRIS register. This allows read-modify-write of the TRIS register, without concern due to peripheral overrides.

#### EXAMPLE 10-7: INITIALIZING PORTG

CLRF	PORTG	; Initialize PORTG by ; clearing output
CLRF	LATG	; data latches ; Alternate method
		; to clear output ; data latches
MOVLW	0x04	; Value used to ; initialize data
		; direction
MOVWF	TRISG	; Set RG1:RG0 as outputs ; RG2 as input
		; RG4:RG3 as inputs

### FIGURE 10-16: PORTG BLOCK DIAGRAM (PERIPHERAL OUTPUT OVERRIDE)



# TABLE 10-13: PORTG FUNCTIONS

Name	Bit#	Buffer Type	Function
RG0/CCP3	bit0	ST	Input/output port pin or Capture3 input/Compare3 output/ PWM3 output.
RG1/TX2/CK2	bit1	ST	Input/output port pin, Addressable USART2 Asynchronous Transmit, or Addressable USART2 Synchronous Clock.
RG2/RX2/DT2	bit2	ST	Input/output port pin, Addressable USART2 Asynchronous Receive, or Addressable USART2 Synchronous Data.
RG3/CCP4	bit3	ST	Input/output port pin or Capture4 input/Compare4 output/ PWM4 output.
RG4/CCP5	bit4	ST	Input/output port pin or Capture5 input/Compare5 output/ PWM5 output.

Legend: ST = Schmitt Trigger input

# TABLE 10-14: SUMMARY OF REGISTERS ASSOCIATED WITH PORTG

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other RESETS
PORTG	—		_	Read PC	Read PORTF pin/Write PORTF Data Latch					u uuuu
LATG	_	_	_	LATG Data Output Register					x xxxx	u uuuu
TRISG	_		_	Data Direction Control Register for PORTG					1 1111	1 1111

Legend: x = unknown, u = unchanged

# 10.8 PORTH, LATH, and TRISH Registers

Note:	PORTH is available only on PIC18F8X20
	devices.

PORTH is an 8-bit wide, bi-directional I/O port. The corresponding data direction register is TRISH. Setting a TRISH bit (= 1) will make the corresponding PORTH pin an input (i.e., put the corresponding output driver in a High-Impedance mode). Clearing a TRISH bit (= 0) will make the corresponding PORTH pin an output (i.e., put the contents of the output latch on the selected pin).

Read-modify-write operations on the LATH register, read and write the latched output value for PORTH.


Pins RH7:RH4 are multiplexed with analog inputs AN15:AN12. Pins RH3:RH0 are multiplexed with the system bus as the external memory interface; they are the high order address bits, A19:A16. By default, pins RH7:RH4 are enabled as A/D inputs and pins RH3:RH0 are enabled as the system address bus. Register ADCON1 configures RH7:RH4 as I/O or A/D inputs. Register MEMCON configures RH3:RH0 as I/O or system bus pins.

- Note 1: On Power-on Reset, PORTH pins RH7:RH4 default to A/D inputs and read as '0'.
  - 2: On Power-on Reset, PORTH pins RH3:RH0 default to system bus signals.

#### EXAMPLE 10-8: INITIALIZING PORTH


CLRF	PORTH	; Initialize PORTH by
		; clearing output
		; data latches
CLRF	LATH	; Alternate method
		; to clear output
		; data latches
MOVLW	0Fh	;
MOVWF	ADCON1	i
MOVLW	0CFh	; Value used to
		; initialize data
		; direction
MOVWF	TRISH	; Set RH3:RH0 as inputs
		; RH5:RH4 as outputs
		; RH7:RH6 as inputs


### FIGURE 10-17: RH3:RH0 PINS BLOCK DIAGRAM IN I/O MODE



# FIGURE 10-18:

#### RH7:RH4 PINS BLOCK DIAGRAM IN I/O MODE





#### TABLE 10-15:PORTH FUNCTIONS

Name	Bit#	Buffer Type	Function
RH0/A16	bit0	ST/TTL <sup>(1)</sup>	Input/output port pin or address bit 16 for external memory interface.
RH1/A17	bit1	ST/TTL <sup>(1)</sup>	Input/output port pin or address bit 17 for external memory interface.
RH2/A18	bit2	ST/TTL <sup>(1)</sup>	Input/output port pin or address bit 18 for external memory interface.
RH3/A19	bit3	ST/TTL <sup>(1)</sup>	Input/output port pin or address bit 19 for external memory interface.
RH4/AN12	bit4	ST	Input/output port pin or analog input channel 12.
RH5/AN13	bit5	ST	Input/output port pin or analog input channel 13.
RH6/AN14	bit6	ST	Input/output port pin or analog input channel 14.
RH7/AN15	bit7	ST	Input/output port pin or analog input channel 15.

Legend: ST = Schmitt Trigger input, TTL = TTL input

**Note 1:** Input buffers are Schmitt Triggers when in I/O mode and TTL buffers when in System Bus or Parallel Slave Port mode.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS
TRISH	PORTH Data Direction Control Register								1111 1111	1111 1111
PORTH	Read PORTH pin/Write PORTH Data Latch								xxxx xxxx	uuuu uuuu
LATH	Read PORTH Data Latch/Write PORTH Data Latch								xxxx xxxx	uuuu uuuu
ADCON1	- VCFG1 VCFG0 PCFG3 PCFG2 PCFG1 PCFG0							00 0000	00 0000	
MEMCON	EBDIS	_	WAIT1	WAIT0	_		WM1	WM0	0-0000	0-0000

Legend: x = unknown, u = unchanged, - = unimplemented. Shaded cells are not used by PORTH.

# 10.9 PORTJ, TRISJ and LATJ Registers

Note:	PORTJ is available only on PIC18F8X20
	devices.

PORTJ is an 8-bit wide, bi-directional port. The corresponding Data Direction register is TRISJ. Setting a TRISJ bit (= 1) will make the corresponding PORTJ pin an input (i.e., put the corresponding output driver in a High-Impedance mode). Clearing a TRISJ bit (= 0) will make the corresponding PORTJ pin an output (i.e., put the contents of the output latch on the selected pin).

The Data Latch register (LATJ) is also memory mapped. Read-modify-write operations on the LATJ register, read and write the latched output value for PORTJ.

PORTJ is multiplexed with the system bus as the external memory interface; I/O port functions are only available when the system bus is disabled. When operating as the external memory interface, PORTJ provides the control signal to external memory devices. The RJ5 pin is not multiplexed with any system bus functions.

When enabling peripheral functions, care should be taken in defining TRIS bits for each PORTJ pin. Some peripherals override the TRIS bit to make a pin an output, while other peripherals override the TRIS bit to make a pin an input. The user should refer to the corresponding peripheral section for the correct TRIS bit settings.


Note:	On	а	Power-on	Reset,	these	pins	are
	con						


The pin override value is not loaded into the TRIS register. This allows read-modify-write of the TRIS register, without concern due to peripheral overrides.

#### EXAMPLE 10-9: INITIALIZING PORTJ

CLRF	PORTJ	; Initialize PORTG by ; clearing output
OT D D	LATJ	; data latches
CLRF	LATU	; Alternate method ; to clear output
		; data latches
MOVLW	0xCF	; Value used to
		; initialize data
		; direction
MOVWF	TRISJ	; Set RJ3:RJ0 as inputs
		; RJ5:RJ4 as output
		; RJ7:RJ6 as inputs


#### FIGURE 10-20: PORTJ BLOCK DIAGRAM IN I/O MODE





#### FIGURE 10-21: RJ4:RJ0 PINS BLOCK DIAGRAM IN SYSTEM BUS MODE





Name	Bit#	Buffer Type	Function
RJ0/ALE	bit0	ST	Input/output port pin or Address Latch Enable control for external memory interface.
RJ1/OE	bit1	ST	Input/output port pin or Output Enable control for external memory interface.
RJ2/WRL	bit2	ST	Input/output port pin or Write Low Byte control for external memory interface.
RJ3/WRH	bit3	ST	Input/output port pin or Write High Byte control for external memory interface.
RJ4/BA0	bit4	ST	Input/output port pin or Byte Address 0 control for external memory interface.
RJ5/CE	bit5	ST	Input/output port pin or Chip Enable control for external memory interface.
RJ6/LB	bit6	ST	Input/output port pin or Lower Byte Select control for external memory interface.
RJ7/UB	bit7	ST	Input/output port pin or Upper Byte Select control for external memory interface.

Legend: ST = Schmitt Trigger input

### TABLE 10-18: SUMMARY OF REGISTERS ASSOCIATED WITH PORTJ

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other RESETS	
PORTJ	Read PORTJ pin/Write PORTJ Data Latch x2								xxxx xxxx	uuuu uuuu	
LATJ	LATJ Da	LATJ Data Output Register								uuuu uuuu	
TRISJ	Data Dir	Data Direction Control Register for PORTJ								1111 1111	

Legend: x = unknown, u = unchanged

# 10.10 Parallel Slave Port


PORTD also operates as an 8-bit wide Parallel Slave Port, or microprocessor port, when control bit PSPMODE (PSPCON<4>) is set. It is asynchronously readable and writable by the external world through RD control input pin, RE0/RD/AD8 and WR control input pin, RE1/WR/AD9.

Note:	For PI	C18F82	X20	devices,	the	Para	allel		
	Slave	Port	is	available	e d	only	in		
	Microco	Microcontroller mode.							

The PSP can directly interface to an 8-bit microprocessor data bus. The external microprocessor can read or write the PORTD latch as an 8-bit latch. Setting bit PSPMODE enables port pin RE0/RD/AD8 to be the RD input, RE1/WR/AD9 to be the WR input and RE2/CS/AD10 to be the CS (chip select) input. For this functionality, the corresponding data direction bits of the TRISE register (TRISE<2:0>) must be configured as inputs (set). The A/D port configuration bits PCFG2:PCFG0 (ADCON1<2:0>) must be set, which will configure pins RE2:RE0 as digital I/O.

A write to the PSP occurs when both the  $\overline{CS}$  and  $\overline{WR}$  lines are first detected low. A read from the PSP occurs when both the  $\overline{CS}$  and  $\overline{RD}$  lines are first detected low.


The PORTE I/O pins become control inputs for the microprocessor port when bit PSPMODE (PSPCON<4>) is set. In this mode, the user must make sure that the TRISE<2:0> bits are set (pins are configured as digital inputs), and the ADCON1 is configured for digital I/O. In this mode, the input buffers are TTL.




#### REGISTER 10-1: PSPCON REGISTER

	R-0	R-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	
	IBF	OBF	IBOV	PSPMODE	0-0	0-0	0-0	0-0	
		OBF	IBOV	PSPMODE	_	_	_		
	bit 7							bit 0	
bit 7	IBF: Input I	Buffer Full S	Status bit						
		has been r d has been		d is waiting to	be read by	the CPU			
bit 6	OBF: Outp	ut Buffer Fu	ull Status bi	t					
	1 = The ou	tput buffer s	still holds a	previously wri	tten word				
	0 = The out	tput buffer h	nas been re	ad					
bit 5	IBOV: Input Buffer Overflow Detect bit								
	<ul> <li>1 = A write occurred when a previously input word has not been read (must be cleared in software)</li> <li>0 = No overflow occurred</li> </ul>								
bit 4	PSPMODE	: Parallel S	lave Port M	lode Select bi	t				
	1 = Paralle	I Slave Port	mode						
	0 = Genera	I Purpose I	/O mode						
bit 3-0	Unimplem	ented: Rea	d as '0'						
	Legend:								
	R = Reada	ble bit	W = 1	Writable bit	U = Unim	plemented	bit, read as '	0'	
	- n = Value	at POR	'1' <b>=</b>	Bit is set	'0' = Bit is	s cleared	x = Bit is u	nknown	

#### FIGURE 10-24: PARALLEL SLAVE PORT WRITE WAVEFORMS



# PIC18FXX20



#### FIGURE 10-25: PARALLEL SLAVE PORT READ WAVEFORMS

#### TABLE 10-19: REGISTERS ASSOCIATED WITH PARALLEL SLAVE PORT

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other RESETS
PORTD	Port Data	Latch whe	en written; F	Port pins when	read				xxxx xxxx	uuuu uuuu
LATD	LATD Data	a Output b	its						xxxx xxxx	uuuu uuuu
TRISD	PORTD D	ata Directi	on bits						1111 1111	1111 1111
PORTE	_	_	_	_	—	Read POF Write POF	RTE pin/ RTE Data La	tch	0000 0000	0000 0000
LATE	_		—	_	_	LATE Data	a Output bits	6	xxxx xxxx	uuuu uuuu
TRISE	—	_	—	_	_	PORTE D	ata Direction	n bits	1111 1111	1111 1111
PSPCON	IBF	OBF	IBOV	PSPMODE	_	—	—	—	0000	0000
INTCON	GIE/ GIEH	PEIE/ GIEL	TMR0IF	<b>INTOIE</b>	RBIE	TMR0IF	INT0IF	RBIF	0000 0000	0000 0000
PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP <sup>(1)</sup>	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	0111 1111	0111 1111

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the Parallel Slave Port.

**Note 1:** Enabled only in Microcontroller mode for PIC18F8X20 devices.

# 11.0 TIMER0 MODULE

The Timer0 module has the following features:

- Software selectable as an 8-bit or 16-bit timer/counter
- Readable and writable
- · Dedicated 8-bit software programmable prescaler
- · Clock source selectable to be external or internal
- Interrupt-on-overflow from FFh to 00h in 8-bit mode and FFFFh to 0000h in 16-bit mode
- · Edge select for external clock

Figure 11-1 shows a simplified block diagram of the Timer0 module in 8-bit mode and Figure 11-2 shows a simplified block diagram of the Timer0 module in 16-bit mode.


The T0CON register (Register 11-1) is a readable and writable register that controls all the aspects of Timer0, including the prescale selection.

#### REGISTER 11-1: T0CON: TIMER0 CONTROL REGISTER


	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
	TMR0ON	T08BIT	TOCS	T0SE	PSA	T0PS2	T0PS1	T0PS0
	bit 7							bit 0
bit 7	TMR0ON:	Timer0 On/Of	ff Control bit					
	1 = Enable 0 = Stops T							
bit 6	T08BIT: Tin	ner0 8-bit/16-	bit Control b	it				
		is configured is configured						
bit 5	TOCS: Time	er0 Clock Sou	urce Select b	oit				
		on on T0CKI I instruction c	-	LKO)				
bit 4	TOSE: Time	er0 Source Ed	dge Select b	it				
		ent on high-to ent on low-to-						
bit 3	PSA: Timer	0 Prescaler /	Assignment l	oit				
		prescaler is l prescaler is a						
bit 2-0	T0PS2:T0F	PSO: Timer0 F	Prescaler Sel	lect bits				
		6 prescale va						
		8 prescale va prescale valu						
		prescale valu						
		prescale valu						
	010 <b>= 1:8</b>	prescale valu	Je					
		prescale valu						
	000 = 1:2	prescale valu	le					
	Legend:							]
	R = Readat	ole bit	W = Writa	able bit	U = Unimple	emented b	it, read as '(	)'
	- n = Value	at POR	'1' = Bit is	s set	ʻ0' = Bit is c	leared	x = Bit is ur	nknown

# PIC18FXX20

#### FIGURE 11-1: TIMER0 BLOCK DIAGRAM IN 8-BIT MODE







# 11.1 Timer0 Operation

Timer0 can operate as a timer or as a counter.

Timer mode is selected by clearing the T0CS bit. In Timer mode, the Timer0 module will increment every instruction cycle (without prescaler). If the TMR0 register is written, the increment is inhibited for the following two instruction cycles. The user can work around this by writing an adjusted value to the TMR0 register.

Counter mode is selected by setting the T0CS bit. In Counter mode, Timer0 will increment, either on every rising or falling edge of pin RA4/T0CKI. The incrementing edge is determined by the Timer0 Source Edge Select bit (T0SE). Clearing the T0SE bit selects the rising edge. Restrictions on the external clock input are discussed below.

When an external clock input is used for Timer0, it must meet certain requirements. The requirements ensure the external clock can be synchronized with the internal phase clock (Tosc). Also, there is a delay in the actual incrementing of Timer0 after synchronization.

# 11.2 Prescaler

An 8-bit counter is available as a prescaler for the Timer0 module. The prescaler is not readable or writable.

The PSA and T0PS2:T0PS0 bits determine the prescaler assignment and prescale ratio.

Clearing bit PSA will assign the prescaler to the Timer0 module. When the prescaler is assigned to the Timer0 module, prescale values of 1:2, 1:4,..., 1:256 are selectable.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g., CLRF TMR0, MOVWF TMR0, BSF TMR0, x....etc.) will clear the prescaler count.

Note: Writing to TMR0 when the prescaler is assigned to Timer0, will clear the prescaler count, but will not change the prescaler assignment.

### 11.2.1 SWITCHING PRESCALER ASSIGNMENT

The prescaler assignment is fully under software control, (i.e., it can be changed "on-the-fly" during program execution).

# 11.3 Timer0 Interrupt

The TMR0 interrupt is generated when the TMR0 register overflows from FFh to 00h in 8-bit mode, or FFFh to 0000h in 16-bit mode. This overflow sets the TMR0IF bit. The interrupt can be masked by clearing the TMR0IE bit. The TMR0IE bit must be cleared in software by the Timer0 module Interrupt Service Routine, before re-enabling this interrupt. The TMR0 interrupt cannot awaken the processor from SLEEP, since the timer is shut-off during SLEEP.

# 11.4 16-Bit Mode Timer Reads and Writes

TMR0H is not the high byte of the timer/counter in 16-bit mode, but is actually a buffered version of the high byte of Timer0 (refer to Figure 11-2). The high byte of the Timer0 counter/timer is not directly readable nor writable. TMR0H is updated with the contents of the high byte of Timer0 during a read of TMR0L. This provides the ability to read all 16 bits of Timer0 without having to verify that the read of the high and low byte were valid, due to a rollover between successive reads of the high and low byte.

A write to the high byte of Timer0 must also take place through the TMR0H buffer register. Timer0 high byte is updated with the contents of TMR0H when a write occurs to TMR0L. This allows all 16 bits of Timer0 to be updated at once.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		e on BOR	all o	e on ther ETS
TMR0L	Timer0 Moc	Iodule Low Byte Register							xxxx	xxxx	uuuu	uuuu
TMR0H	Timer0 Mod	dule High By	te Registe	r					0000	0000	0000	0000
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	<b>INT0IF</b>	RBIF	0000	0000	0000	0000
T0CON	TMR0ON	T08BIT	TOCS	T0SE	PSA	T0PS2	T0PS1	T0PS0	1111	1111	1111	1111
TRISA	_	PORTA Data Direction Register							-111	1111	-111	1111

# TABLE 11-1: REGISTERS ASSOCIATED WITH TIMER0

Legend: x = unknown, u = unchanged, - = unimplemented locations, read as '0'. Shaded cells are not used by Timer0.

# PIC18FXX20

NOTES:

# 12.0 TIMER1 MODULE

The Timer1 module timer/counter has the following features:

- 16-bit timer/counter (two 8-bit registers: TMR1H and TMR1L)
- Readable and writable (both registers)
- · Internal or external clock select
- Interrupt-on-overflow from FFFFh to 0000h
- · RESET from CCP module special event trigger

Figure 12-1 is a simplified block diagram of the Timer1 module.

### REGISTER 12-1: T1CON: TIMER1 CONTROL REGISTER

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
RD16	_	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N
bit 7							bit 0

bit 7	RD16: 16-bit Read/Write	Mode Enable bit		
	1 = Enables register Rea	d/Write of Timer1 in or	e 16-bit operation	
	0 = Enables register Rea	d/Write of Timer1 in tw	o 8-bit operations	
bit 6	Unimplemented: Read a	as '0'		
bit 5-4	T1CKPS1:T1CKPS0: Tir	ner1 Input Clock Preso	ale Select bits	
	11 = 1:8 Prescale value			
	10 = 1:4 Prescale value			
	01 = 1:2 Prescale value			
	00 = 1:1 Prescale value			
bit 3	T10SCEN: Timer1 Oscill	ator Enable bit		
	1 = Timer1 Oscillator is e			
	0 = Timer1 Oscillator is s			
			r are turned off to elimin	nate power drain.
bit 2	T1SYNC: Timer1 Externa	al Clock Input Synchro	nization Select bit	
	When TMR1CS = 1:			
	1 = Do not synchronize e			
	0 = Synchronize external	clock input		
	When TMR1CS = 0:			
	This bit is ignored. Timer	1 uses the internal cloo	k when TMR1CS = 0.	
bit 1	TMR1CS: Timer1 Clock S	Source Select bit		
	1 = External clock from p	in RC0/T1OSO/T13Ck	(I (on the rising edge)	
	0 = Internal clock (Fosc/	4)		
bit 0	TMR1ON: Timer1 On bit			
	1 = Enables Timer1			
	0 = Stops Timer1			
	Legend:			
	R = Readable bit	W = Writable bit	U = Unimplemented	l bit, read as '0'
	- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

Register 12-1 details the Timer1 control register. This register controls the Operating mode of the Timer1 module, and contains the Timer1 oscillator enable bit (T1OSCEN). Timer1 can be enabled or disabled by setting or clearing control bit, TMR1ON (T1CON<0>).

Timer1 can also be used to provide Real-Time Clock (RTC) functionality to applications, with only a minimal addition of external components and code overhead.

# 12.1 Timer1 Operation

Timer1 can operate in one of these modes:


- As a timer
- As a synchronous counter
- As an asynchronous counter

The Operating mode is determined by the clock select bit, TMR1CS (T1CON<1>).


When TMR1CS = 0, Timer1 increments every instruction cycle. When TMR1CS = 1, Timer1 increments on every rising edge of the external clock input, or the Timer1 oscillator, if enabled.

When the Timer1 oscillator is enabled (T1OSCEN is set), the RC1/T1OSI and RC0/T1OSO/T13CKI pins become inputs. That is, the TRISC<1:0> value is ignored, and the pins are read as '0'.

Timer1 also has an internal "RESET input". This RESET can be generated by the CCP module (Section 16.0).



# FIGURE 12-2: TIMER1 BLOCK DIAGRAM: 16-BIT READ/WRITE MODE




# FIGURE 12-1: TIMER1 BLOCK DIAGRAM

#### 12.2 **Timer1 Oscillator**


A crystal oscillator circuit is built-in between pins T1OSI (input) and T1OSO (amplifier output). It is enabled by setting control bit, T1OSCEN (T1CON<3>). The oscillator is a low power oscillator rated up to 200 kHz. It will continue to run during SLEEP. It is primarily intended for a 32 kHz crystal. The circuit for a typical LP oscillator is shown in Figure 12-3. Table 12-1 shows the capacitor selection for the Timer1 oscillator.

The user must provide a software time delay to ensure proper start-up of the Timer1 oscillator

#### **FIGURE 12-3: EXTERNAL** COMPONENTS FOR THE TIMER1 LP OSCILLATOR



#### **TABLE 12-1:** CAPACITOR SELECTION FOR THE ALTERNATE



appropriate values components. 4: Capacitor values are for design guidance only.

of

external

#### 12.2.1 LOW POWER TIMER1 OPTION (PIC18FX520 DEVICES ONLY)

The Timer1 oscillator for PIC18FX520 devices incorporates an additional low power feature. When this option is selected, it allows the oscillator to automatically reduce its power consumption when the microcontroller is in SLEEP mode. During normal device operation, the oscillator draws full current. As high noise environments may cause excessive oscillator instability in SLEEP mode, this option is best suited for low noise applications where power conservation is an important design consideration.

The low power option is enabled by clearing the T1OSCMX bit (CONFIG3H<1>). By default, the option is disabled, which results in a more-or-less constant current draw for the Timer1 oscillator.


Due to the low power nature of the oscillator, it may also be sensitive to rapidly changing signals in close proximity.

The oscillator circuit, shown in Figure 12-3, should be located as close as possible to the microcontroller. There should be no circuits passing within the oscillator circuit boundaries other than Vss or VDD.

If a high speed circuit must be located near the oscillator (such as the CCP1 pin in output compare or PWM mode, or the primary oscillator using the OSC2 pin), a grounded guard ring around the oscillator circuit, as shown in Figure 12-4, may be helpful when used on a single sided PCB, or in addition to a ground plane.

FIGURE 12-4:

#### **OSCILLATOR CIRCUIT** WITH GROUNDED **GUARD RING**



# 12.3 Timer1 Interrupt

The TMR1 Register pair (TMR1H:TMR1L) increments from 0000h to FFFFh and rolls over to 0000h. The TMR1 interrupt, if enabled, is generated on overflow, which is latched in interrupt flag bit, TMR1IF (PIR1<0>). This interrupt can be enabled/disabled by setting/clearing TMR1 interrupt enable bit, TMR1IE (PIE1<0>).

# 12.4 Resetting Timer1 using a CCP Trigger Output

If the CCP module is configured in Compare mode to generate a "special event trigger" (CCP1M3:CCP1M0 = 1011), this signal will reset Timer1 and start an A/D conversion (if the A/D module is enabled).

Note:	The spe	cial e	event	trigg	ers from tl	he CC	P1
	module	will	not	set	interrupt	flag	bit
	TMR1IF	(PIR	1<0>	).			

Timer1 must be configured for either Timer or Synchronized Counter mode to take advantage of this feature. If Timer1 is running in Asynchronous Counter mode, this RESET operation may not work.

In the event that a write to Timer1 coincides with a special event trigger from CCP1, the write will take precedence.

In this mode of operation, the CCPR1H:CCPR1L registers pair effectively becomes the period register for Timer1.

# 12.5 Timer1 16-Bit Read/Write Mode

Timer1 can be configured for 16-bit reads and writes (see Figure 12-2). When the RD16 control bit (T1CON<7>) is set, the address for TMR1H is mapped to a buffer register for the high byte of Timer1. A read from TMR1L will load the contents of the high byte of Timer1 into the Timer1 high byte buffer. This provides the user with the ability to accurately read all 16-bits of Timer1 without having to determine whether a read of the high byte, followed by a read of the low byte, is valid, due to a rollover between reads.

A write to the high byte of Timer1 must also take place through the TMR1H buffer register. Timer1 high byte is updated with the contents of TMR1H when a write occurs to TMR1L. This allows a user to write all 16 bits to both the high and low bytes of Timer1 at once.

The high byte of Timer1 is not directly readable or writable in this mode. All reads and writes must take place through the Timer1 high byte buffer register. Writes to TMR1H do not clear the Timer1 prescaler. The prescaler is only cleared on writes to TMR1L.

# 12.6 Using Timer1 as a Real-Time Clock

Adding an external LP oscillator to Timer1 (such as the one described in Section 12.2, above) gives users the option to include RTC functionality to their applications. This is accomplished with an inexpensive watch crystal to provide an accurate time-base, and several lines of application code to calculate the time. When operating in SLEEP mode and using a battery or supercapacitor as a power source, it can completely eliminate the need for a separate RTC device and battery backup.

The application code routine, RTCisr, shown in Example 12-1, demonstrates a simple method to increment a counter at one-second intervals using an Interrupt Service Routine. Incrementing the TMR1 register pair to overflow, triggers the interrupt and calls the routine, which increments the seconds counter by one; additional counters for minutes and hours are incremented as the previous counter overflow.

Since the register pair is 16-bits wide, counting up to overflow the register directly from a 32.768 kHz clock would take 2 seconds. To force the overflow at the required one-second intervals, it is necessary to preload it; the simplest method is to set the MSbit of TMR1H with a BSF instruction. Note that the TMR1L register is never pre-loaded or altered; doing so may introduce cumulative error over many cycles.

For this method to be accurate, Timer1 must operate in Asynchronous mode, and the Timer1 Overflow interrupt must be enabled (PIE1<0> = 1), as shown in the routine, RTCinit. The Timer1 oscillator must also be enabled and running at all times.

EXAMPLE	12-1:	IMPLEMENTIN	G A REAL-TIME CLOCK USING A TIMER1 INTERRUPT SERVICE
RTCinit			
	movlw	0x80	; Preload TMR1 register pair
	movwf	TMR1H	; for 1 second overflow
	clrf	TMR1L	
	movlw	b'00001111'	; Configure for external clock,
	movwf	T1OSC	; Asynchronous operation, external oscillator
	clrf	secs	; Initialize timekeeping registers
	clrf	mins	;
	movlw	.12	
	movwf	hours	
	bsf	PIE1, TMR1IE	; Enable Timer1 interrupt
	return		
RTCisr			
	bsf	TMR1H,7	; Preload for 1 sec overflow
	bcf	PIR1,TMR1IF	; Clear interrupt flag
	incf	secs,F	; Increment seconds
	movlw	.59	; 60 seconds elapsed?
	cpfsgt	secs	
	return		; No, done
	clrf	secs	; Clear seconds
	incf	mins,F	; Increment minutes
	movlw	.59	; 60 minutes elapsed?
	cpfsgt	mins	
	return		; No, done
	clrf	mins	; clear minutes
	incf	hours,F	; Increment hours
	movlw	.23	; 24 hours elapsed?
	cpfsgt	hours	
	return		; No, done
	movlw	.01	; Reset hours to 1
	movwf	hours	
	return		; Done

# TABLE 12-2: REGISTERS ASSOCIATED WITH TIMER1 AS A TIMER/COUNTER

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value POR, B			e on other ETS
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 0	0000	0000	0000
PIR1	PSPIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0	0000	0000	0000
PIE1	PSPIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0	0000	0000	0000
IPR1	PSPIP	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	0111 1	1111	0111	1111
TMR1L	Holding Reg	gister for the	Least Signi	ficant Byte o	of the 16-bit <sup>-</sup>	TMR1 Regi	ster		xxxx x	xxxx	uuuu	uuuu
TMR1H	Holding Reg	gister for the	Most Signif	icant Byte o	f the 16-bit T	MR1 Regis	ster		xxxx x	xxxx	uuuu	uuuu
T1CON	RD16	_	T1CKPS1	T1CKPS0	T10SCEN	T1SYNC	TMR1CS	TMR10N	0-00 0	0000	u-uu	uuuu

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the Timer1 module.

# PIC18FXX20

NOTES:

# 13.0 TIMER2 MODULE

The Timer2 module timer has the following features:

- 8-bit timer (TMR2 register)
- 8-bit period register (PR2)
- Readable and writable (both registers)
- Software programmable prescaler (1:1, 1:4, 1:16)
- Software programmable postscaler (1:1 to 1:16)
- Interrupt on TMR2 match of PR2
- SSP module optional use of TMR2 output to generate clock shift

Timer2 has a control register shown in Register 13-1. Timer2 can be shut-off by clearing control bit, TMR2ON (T2CON<2>), to minimize power consumption. Figure 13-1 is a simplified block diagram of the Timer2 module. Register 13-1 shows the Timer2 control register. The prescaler and postscaler selection of Timer2 are controlled by this register.

# 13.1 Timer2 Operation

Timer2 can be used as the PWM time-base for the PWM mode of the CCP module. The TMR2 register is readable and writable, and is cleared on any device RESET. The input clock (Fosc/4) has a prescale option of 1:1, 1:4 or 1:16, selected by control bits, T2CKPS1:T2CKPS0 (T2CON<1:0>). The match output of TMR2 goes through a 4-bit postscaler (which gives a 1:1 to 1:16 scaling inclusive) to generate a TMR2 interrupt (latched in flag bit, TMR2IF (PIR1<1>)).

The prescaler and postscaler counters are cleared when any of the following occurs:

- a write to the TMR2 register
- a write to the T2CON register
- any device RESET (Power-on Reset, MCLR Reset, Watchdog Timer Reset, or Brown-out Reset)

TMR2 is not cleared when T2CON is written.

# REGISTER 13-1: T2CON: TIMER2 CONTROL REGISTER

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	T2OUTPS3	T2OUTPS2	T2OUTPS1	T2OUTPS0	TMR2ON	T2CKPS1	T2CKPS0
bit 7							bit 0

bit 7 Unimplemented: Read as '0' bit 6-3 T2OUTPS3:T2OUTPS0: Timer2 Output Postscale Select bits

0000 = 1:1 Postscale 0001 = 1:2 Postscale •


1111 = 1:16 Postscale

- bit 2 **TMR2ON**: Timer2 On bit
  - 1 = Timer2 is on
  - 0 = Timer2 is off
- bit 1-0 T2CKPS1:T2CKPS0: Timer2 Clock Prescale Select bits
  - 00 = Prescaler is 1
  - 01 = Prescaler is 4
  - 1x = Prescaler is 16

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

# 13.2 Timer2 Interrupt

The Timer2 module has an 8-bit period register, PR2. Timer2 increments from 00h until it matches PR2 and then resets to 00h on the next increment cycle. PR2 is a readable and writable register. The PR2 register is initialized to FFh upon RESET.



#### FIGURE 13-1: TIMER2 BLOCK DIAGRAM

# 13.3 Output of TMR2

T2OUTPS3:T2OUTPS0

The output of TMR2 (before the postscaler) is fed to the Synchronous Serial Port module, which optionally uses it to generate the shift clock.




TABLE 13-1: REGISTERS ASSOCIATED WITH TIMER2 AS A TIMER/COUNTER
---

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other RESETS
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 0000	0000 0000
PIR1	PSPIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	0111 1111	0111 1111
TMR2	Timer2 Module Register								0000 0000	0000 0000
T2CON	_	T2OUTPS3	T2OUTPS2	T2OUTPS1	T2OUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	-000 0000
PR2	Timer2 Period Register								1111 1111	1111 1111

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the Timer2 module.

# 14.0 TIMER3 MODULE

The Timer3 module timer/counter has the following features:

- 16-bit timer/counter (two 8-bit registers; TMR3H and TMR3L)
- Readable and writable (both registers)
- · Internal or external clock select
- Interrupt-on-overflow from FFFFh to 0000h
- RESET from CCP module trigger

Figure 14-1 is a simplified block diagram of the Timer3 module.

Register 14-1 shows the Timer3 control register. This register controls the Operating mode of the Timer3 module and sets the CCP clock source.

Register 12-1 shows the Timer1 control register. This register controls the Operating mode of the Timer1 module, as well as contains the Timer1 oscillator enable bit (T1OSCEN), which can be a clock source for Timer3.

# REGISTER 14-1: T3CON: TIMER3 CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
RD16	T3CCP2	T3CKPS1	T3CKPS0	T3CCP1	T3SYNC	TMR3CS	TMR3ON
bit 7							bit 0

bit 7	RD16: 16-bit Read/Write Mode Enable bit
	1 = Enables register Read/Write of Timer3 in one 16-bit operation
	0 = Enables register Read/Write of Timer3 in two 8-bit operations
bit 6,3	T3CCP2:T3CCP1: Timer3 and Timer1 to CCPx Enable bits
	11 = Timer3 and Timer4 are the clock sources for CCP1 through CCP5
	10 = Timer3 and Timer4 are the clock sources for CCP3 through CCP5;
	Timer1 and Timer2 are the clock sources for CCP1 and CCP2 01 = Timer3 and Timer4 are the clock sources for CCP2 through CCP5;
	Timer1 and Timer2 are the clock sources for CCP1
	00 = Timer1 and Timer2 are the clock sources for CCP1 through CCP5
bit 5-4	T3CKPS1:T3CKPS0: Timer3 Input Clock Prescale Select bits
	11 = 1:8 Prescale value
	10 = 1:4 Prescale value
	01 = 1:2 Prescale value 00 = 1:1 Prescale value
1.11.0	
bit 2	<b>T3SYNC:</b> Timer3 External Clock Input Synchronization Control bit (Not usable if the system clock comes from Timer1/Timer3.)
	When TMR3CS = 1:
	1 = Do not synchronize external clock input
	0 = Synchronize external clock input
	When TMR3CS = 0:
	This bit is ignored. Timer3 uses the internal clock when TMR3CS = 0.
bit 1	TMR3CS: Timer3 Clock Source Select bit
	1 = External clock input from Timer1 oscillator or T13CKI
	(on the rising edge after the first falling edge)
	0 = Internal clock (Fosc/4)
bit 0	TMR3ON: Timer3 On bit
	1 = Enables Timer3
	0 = Stops Timer3
	Legend:

Legenu.			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared x = Bit is unknown	

# 14.1 Timer3 Operation

Timer3 can operate in one of these modes:


- · As a timer
- As a synchronous counter
- As an asynchronous counter

The Operating mode is determined by the clock select bit, TMR3CS (T3CON<1>).


When TMR3CS = 0, Timer3 increments every instruction cycle. When TMR3CS = 1, Timer3 increments on every rising edge of the Timer1 external clock input or the Timer1 oscillator, if enabled.

When the Timer1 oscillator is enabled (T1OSCEN is set), the RC1/T1OSI and RC0/T1OSO/T13CKI pins become inputs. That is, the TRISC<1:0> value is ignored, and the pins are read as '0'.

Timer3 also has an internal "RESET input". This RESET can be generated by the CCP module (Section 14.0).



# FIGURE 14-2: TIMER3 BLOCK DIAGRAM CONFIGURED IN 16-BIT READ/WRITE MODE



# FIGURE 14-1: TIMER3 BLOCK DIAGRAM

# 14.2 Timer1 Oscillator

The Timer1 oscillator may be used as the clock source for Timer3. The Timer1 oscillator is enabled by setting the T1OSCEN (T1CON<3>) bit. The oscillator is a low power oscillator rated up to 200 kHz. See Section 12.0 for further details.

# 14.3 Timer3 Interrupt

The TMR3 register pair (TMR3H:TMR3L) increments from 0000h to FFFFh and rolls over to 0000h. The TMR3 interrupt, if enabled, is generated on overflow, which is latched in interrupt flag bit, TMR3IF (PIR2<1>). This interrupt can be enabled/disabled by setting/clearing TMR3 interrupt enable bit, TMR3IE (PIE2<1>).

# 14.4 Resetting Timer3 Using a CCP Trigger Output

If the CCP module is configured in Compare mode to generate a "special event trigger" (CCP1M3:CCP1M0 = 1011), this signal will reset Timer3.

Note:	The special event triggers from the CCP
	module will not set interrupt flag bit,
	TMR3IF (PIR1<0>).

Timer3 must be configured for either Timer or Synchronized Counter mode to take advantage of this feature. If Timer3 is running in Asynchronous Counter mode, this RESET operation may not work. In the event that a write to Timer3 coincides with a special event trigger from CCP1, the write will take precedence. In this mode of operation, the CCPR1H:CCPR1L registers pair effectively becomes the period register for Timer3.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other RESETS
INTCON	GIE/ GIEH	PEIE/ GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INT0IF	RBIF	0000 0000	0000 0000
PIR2		_	—	EEIF	BCLIF	LVDIF	TMR3IF	CCP2IF	0 0000	0 0000
PIE2		_	—	EEIE	BCLIE	LVDIE	TMR3IE	CCP2IE	0 0000	0 0000
IPR2		_	—	EEIP	BCLIP	LVDIP	TMR3IP	CCP2IP	1 1111	1 1111
TMR3L	Holding Register for the Least Significant Byte of the 16-bit TMR3 Register									uuuu uuuu
TMR3H	MR3H Holding Register for the Most Significant Byte of the 16-bit TMR3 Register							xxxx xxxx	uuuu uuuu	
T1CON	RD16	_	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	0-00 0000	u-uu uuuu
T3CON	RD16	T3CCP2	T3CKPS1	T3CKPS0	T3CCP1	T3SYNC	TMR3CS	TMR3ON	0000 0000	uuuu uuuu

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the Timer3 module.

NOTES:

# 15.0 TIMER4 MODULE

The Timer4 module timer has the following features:

- 8-bit timer (TMR4 register)
- 8-bit period register (PR4)
- Readable and writable (both registers)
- Software programmable prescaler (1:1, 1:4, 1:16)
- Software programmable postscaler (1:1 to 1:16)
- Interrupt on TMR4 match of PR4

Timer4 has a control register shown in Register 15-1. Timer4 can be shut-off by clearing control bit, TMR4ON (T4CON<2>), to minimize power consumption. The prescaler and postscaler selection of Timer4 are also controlled by this register. Figure 15-1 is a simplified block diagram of the Timer4 module.

# 15.1 Timer4 Operation

Timer4 can be used as the PWM time-base for the PWM mode of the CCP module. The TMR4 register is readable and writable, and is cleared on any device RESET. The input clock (Fosc/4) has a prescale option of 1:1, 1:4 or 1:16, selected by control bits T4CKPS1:T4CKPS0 (T4CON<1:0>). The match output of TMR4 goes through a 4-bit postscaler (which gives a 1:1 to 1:16 scaling inclusive) to generate a TMR4 interrupt (latched in flag bit TMR4IF, (PIR3<3>)).

The prescaler and postscaler counters are cleared when any of the following occurs:

- a write to the TMR4 register
- a write to the T4CON register
- any device RESET (Power-on Reset, MCLR Reset, Watchdog Timer Reset, or Brown-out Reset)

TMR4 is not cleared when T4CON is written.

# REGISTER 15-1: T4CON: TIMER4 CONTROL REGISTER

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	T4OUTPS3	T4OUTPS2	T4OUTPS1	T4OUTPS0	TMR4ON	T4CKPS1	T4CKPS0
bit 7							bit 0

### bit 7 Unimplemented: Read as '0'

bit 6-3 T4OUTPS3:T4OUTPS0: Timer4 Output Postscale Select bi
--

0000 = 1:1 Postscale	
0001 = 1:2 Postscale	

- •
- •
- •
- 1111 = 1:16 Postscale
- bit 2 TMR4ON: Timer4 On bit
  - 1 = Timer4 is on
  - 0 = Timer4 is off
- bit 1-0 **T4CKPS1:T4CKPS0**: Timer4 Clock Prescale Select bits
  - 00 = Prescaler is 1
  - 01 = Prescaler is 4
  - 1x = Prescaler is 16

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

# 15.2 Timer4 Interrupt

The Timer4 module has an 8-bit period register, PR4, which is both readable and writable. Timer4 increments from 00h until it matches PR4 and then resets to 00h on the next increment cycle. The PR4 register is initialized to FFh upon RESET.

#### Sets Flag TMR4 Output<sup>(1)</sup> bit TMR4IF Prescaler RESET TMR4 Fosc/4 1:1, 1:4, 1:16 Ъ Postscaler 2 Comparator 1:1 to 1:16 ÉQ 47 T4CKPS1:T4CKPS0 PR4 T4OUTPS3:T4OUTPS0

**Output of TMR4** 

The output of TMR4 (before the postscaler) is used

only as a PWM time-base for the CCP modules. It is not

used as a baud rate clock for the MSSP, as is the

15.3

Timer2 output.

# FIGURE 15-1: TIMER4 BLOCK DIAGRAM

# TABLE 15-1: REGISTERS ASSOCIATED WITH TIMER4 AS A TIMER/COUNTER

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other RESETS
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 0000	0000 0000
IPR3		_	RC2IP	TX2IP	TMR4IP	CCP5IP	CCP4IP	CCP3IP	11 1111	00 0000
PIR3		—	RC2IF	TX2IF	TMR4IF	CCP5IF	CCP4IF	CCP3IF	00 0000	00 0000
PIE3	_	—	RC2IE	TX2IE	TMR4IE	CCP5IE	CCP4IE	CCP3IE	00 0000	00 0000
TMR4	Timer4 Module Register							0000 0000	0000 0000	
T4CON	_	T4OUTPS3	T4OUTPS2	T4OUTPS1	T4OUTPS0	TMR4ON	T4CKPS1	T4CKPS0	-000 0000	-000 0000
PR4	Timer4 Per	iod Register	1111 1111	1111 1111						

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the Timer4 module.

# 16.0 CAPTURE/COMPARE/PWM (CCP) MODULES

The PIC18FXX20 devices all have five CCP (Capture/Compare/PWM) modules. Each module contains a 16-bit register, which can operate as a 16-bit Capture register, a 16-bit Compare register or a Pulse Width Modulation (PWM) Master/Slave Duty Cycle register. Table 16-1 shows the timer resources of the CCP module modes.

The operation of all CCP modules are identical, with the exception of the special event trigger present on CCP1 and CCP2.

# REGISTER 16-1: CCPxCON REGISTER

For the sake of clarity. CCP module operation in the following sections is described with respect to CCP1. The descriptions can be applied (with the exception of the special event triggers) to any of the modules.

Throughout this section, references to reg-Note: ister and bit names that may be associated with a specific CCP module are referred to generically by the use of 'x' or 'y' in place of the specific module number. Thus, "CCPxCON" might refer to the control register for CCP1, CCP2, CCP3, CCP4 or CCP5.

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—	DCxB1	DCxB0	CCPxM3	CCPxM2	CCPxM1	CCPxM0
bit 7							bit 0

#### bit 7-6 Unimplemented: Read as '0'

- bit 5-4 DCxB1:DCxB0: PWM Duty Cycle bit 1 and bit 0 for CCP module x
  - Capture mode: Unused Compare mode: Unused

PWM mode:

These bits are the two LSbits (bit 1 and bit 0) of the 10-bit PWM duty cycle. The eight MSbits (DCx9:DCx2) of the duty cycle are found in CCPRxL.

#### bit 3-0 CCPxM3:CCPxM0: CCP Module x Mode Select bits

- 0000 = Capture/Compare/PWM disabled (resets CCPx module)
- 0001 = Reserved
- 0010 = Compare mode, toggle output on match (CCPxIF bit is set)
- 0011 = Reserved
- 0100 = Capture mode, every falling edge
- 0101 = Capture mode, every rising edge
- 0110 = Capture mode, every 4th rising edge
- 0111 = Capture mode, every 16th rising edge
- 1000 = Compare mode,
  - Initialize CCP pin Low; on compare match, force CCP pin High (CCPIF bit is set)
- 1001 = Compare mode,
- Initialize CCP pin High; on compare match, force CCP pin Low (CCPIF bit is set) 1010 = Compare mode,
- Generate software interrupt on compare match (CCPIF bit is set, CCP pin is unaffected) 1011 = Compare mode, trigger special event (CCPIF bit is set):
  - - For CCP1 and CCP2:
    - Timer1 or Timer3 is reset on event
    - For all other modules:
      - CCPx pin is unaffected and is configured as an I/O port
    - (same as CCPxM<3:0> = 1010, above)
- 11xx = PWM mode

Legend:						
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared x = Bit is unknown				

# 16.1 CCP Module Configuration

Each Capture/Compare/PWM module is associated with a control register (generically, CCPxCON) and a data register (CCPRx). The data register, in turn, is comprised of two 8-bit registers: CCPRxL (low byte) and CCPRxH (high byte). All registers are both readable and writable.

#### 16.1.1 CCP MODULES AND TIMER RESOURCES


The CCP modules utilize Timers 1, 2, 3 or 4, depending on the mode selected. Timer1 and Timer3 are available to modules in Capture or Compare modes, while Timer2 and Timer4 are available for modules in PWM mode.

### TABLE 16-1: CCP MODE - TIMER RESOURCE

CCP Mode	Timer Resource				
Capture	Timer1 or Timer3				
Compare	Timer1 or Timer3				
PWM	Timer2 or Timer4				

The assignment of a particular timer to a module is determined by the Timer-to-CCP Enable bits in the T3CON register (Register 14-1, page 143). Depending on the configuration selected, up to four timers may be active at once, with modules in the same configuration (Capture/Compare or PWM) sharing timer resources. The possible configurations are shown in Figure 16-1.

# FIGURE 16-1: CCP AND TIMER INTERCONNECT CONFIGURATIONS



Timer1 is used for all Capture and Compare operations for all CCP modules. Timer2 is used for PWM operations for all CCP modules. Modules may share either timer resource as a common time-base.

Timer3 and Timer4 are not available.

Timer1 and Timer2 are used for Capture and Compare or PWM operations for CCP1 only (depending on selected mode).

All other modules use either Timer3 or Timer4. Modules may share either timer resource as a common timebase, if they are in Capture/Compare or PWM modes Timer1 and Timer2 are used for Capture and Compare or PWM operations for CCP1 and CCP2 only (depending on the mode selected for each module). Both modules may use a timer as a common time-base if they are both in Capture/Compare or PWM modes.

The other modules use either Timer3 or Timer4. Modules may share either timer resource as a common timebase if they are in Capture/Compare or PWM modes. Timer3 is used for all Capture and Compare operations for all CCP modules. Timer4 is used for PWM operations for all CCP modules. Modules may share either timer resource as a common time-base.

Timer1 and Timer2 are not available.

# 16.2 Capture Mode

In Capture mode, CCPR1H:CCPR1L captures the 16-bit value of the TMR1 or TMR3 registers when an event occurs on pin RC2/CCP1. An event is defined as one of the following:

- every falling edge
- every rising edge
- every 4th rising edge
- every 16th rising edge

The event is selected by control bits, CCP1M3:CCP1M0 (CCP1CON<3:0>). When a capture is made, the interrupt request flag bit, CCP1IF (PIR1<2>), is set; it must be cleared in software. If another capture occurs before the value in register CCPR1 is read, the old captured value is overwritten by the new captured value.

# 16.2.1 CCP PIN CONFIGURATION

In Capture mode, the RC2/CCP1 pin should be configured as an input by setting the TRISC<2> bit.

Note:	If the RC2/CCP1 is configured as an out-
	put, a write to the port can cause a capture
	condition.

# 16.2.2 TIMER1/TIMER3 MODE SELECTION

The timers that are to be used with the capture feature (Timer1 and/or Timer3) must be running in Timer mode, or Synchronized Counter mode. In Asynchronous Counter mode, the capture operation may not work. The timer to be used with each CCP module is selected in the T3CON register (see Section 16.1.1).

# 16.2.3 SOFTWARE INTERRUPT

When the Capture mode is changed, a false capture interrupt may be generated. The user should keep bit CCP1IE (PIE1<2>) clear to avoid false interrupts and should clear the flag bit, CCP1IF, following any such change in Operating mode.

# 16.2.4 CCP PRESCALER


There are four prescaler settings, specified by bits CCP1M3:CCP1M0. Whenever the CCP module is turned off or the CCP module is not in Capture mode, the prescaler counter is cleared. This means that any RESET will clear the prescaler counter.

Switching from one capture prescaler to another may generate an interrupt. Also, the prescaler counter will not be cleared, therefore, the first capture may be from a non-zero prescaler. Example 16-1 shows the recommended method for switching between capture prescalers. This example also clears the prescaler counter and will not generate the "false" interrupt.

# EXAMPLE 16-1: CHANGING BETWEEN CAPTURE PRESCALERS

CLRF	CCP1CON, F ;	Turn CCP module off
MOVLW	NEW_CAPT_PS;	Load WREG with the
	;	new prescaler mode
	;	value and CCP ON
MOVWF	CCP1CON ;	Load CCP1CON with
	;	this value

# FIGURE 16-2: CAPTURE MODE OPERATION BLOCK DIAGRAM



# 16.3 Compare Mode

In Compare mode, the 16-bit CCPR1 register value is constantly compared against either the TMR1 register pair value, or the TMR3 register pair value. When a match occurs, the CCP1 pin is:

- driven High
- driven Low
- toggle output (High to Low or Low to High)
- · remains unchanged

The action on the pin is based on the value of control bits, CCP1M3:CCP1M0. At the same time, interrupt flag bit CCP1IF (CCP2IF) is set.

#### 16.3.1 CCP PIN CONFIGURATION

The user must configure the CCPx pin as an output by clearing the appropriate TRIS bit.

Note:									
	the RC2/CCP1 compare output latch to the								
	default low level. This is not the PORTC								
	I/O data latch.								

# 16.3.2 TIMER1/TIMER3 MODE SELECTION

Timer1 and/or Timer3 must be running in Timer mode, or Synchronized Counter mode, if the CCP module is using the compare feature. In Asynchronous Counter mode, the compare operation may not work.

### 16.3.3 SOFTWARE INTERRUPT MODE

When generate software interrupt is chosen, the CCP1 pin is not affected. Only a CCP interrupt is generated (if enabled).

#### 16.3.4 SPECIAL EVENT TRIGGER


In this mode, an internal hardware trigger is generated, which may be used to initiate an action.

The special event trigger output of either CCP1 or CCP2, resets the TMR1 or TMR3 register pair, depending on which timer resource is currently selected. This allows the CCPR1 register to effectively be a 16-bit programmable period register for Timer1 or Timer3.

The CCP2 Special Event Trigger will also start an A/D conversion if the A/D module is enabled.

Note: The special event trigger from the CCP2 module will not set the Timer1 or Timer3 interrupt flag bits.

# FIGURE 16-3: COMPARE MODE OPERATION BLOCK DIAGRAM



Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other RESETS
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 0000	0000 0000
RCON	IPEN			RI	TO	PD	POR	BOR	01 11qq	0q qquu
PIR1	PSPIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	0111 1111	0111 1111
PIR2	—	CMIE	_	EEIE	BCLIF	LVDIF	TMR3IF	CCP2IF	-0-0 0000	0 0000
PIE2	—	CMIF	_	EEIF	BCLIE	LVDIE	TMR3IE	CCP2IE	-0-0 0000	0 0000
IPR2	_	CMIP	_	EEIP	BCLIP	LVDIP	TMR3IP	CCP2IP	-1-1 1111	1 1111
PIR3	—	_	RC2IF	TX2IF	TMR4IF	CCP5IF	CCP4IF	CCP3IF	00 0000	00 0000
PIE3	_	_	RC2IE	TX2IE	TMR4IE	CCP5IE	CCP4IE	CCP3IE	00 0000	00 0000
IPR3	_	_	RC2IP	TX2IP	TMR4IP	CCP5IP	CCP4IP	CCP3IP	11 1111	11 1111
TRISC	PORTC Da	ata Direction	Register						1111 1111	1111 1111
TMR1L	Holding Re	egister for th	e Least Sigi	nificant Byte	of the 16-bi	t TMR1 Re	gister		xxxx xxxx	uuuu uuuu
TMR1H	Holding Re	egister for th	e Most Sign	ificant Byte	of the 16-bit	TMR1 Reg	gister		xxxx xxxx	uuuu uuuu
T1CON	RD16	_	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	0-00 0000	u-uu uuuu
TMR3H	Timer3 Re	gister High E	Byte						xxxx xxxx	uuuu uuuu
TMR3L	Timer3 Re	gister Low B	yte						xxxx xxxx	uuuu uuuu
T3CON	RD16	T3CCP2	T3CKPS1	T3CKPS0	T3CCP1	T3SYNC	TMR3CS	TMR3ON	0000 0000	uuuu uuuu
CCPRxL <sup>(1)</sup>	Capture/C	ompare/PWI	M Register 3	(LSB)					xxxx xxxx	uuuu uuuu
CCPRxH <sup>(1)</sup>	Capture/Compare/PWM Register x (MSB)									uuuu uuuu
CCPxCON <sup>(1)</sup>	—	_	DCxB1	DCxB0	CCPxM3	CCPxM2	CCPxM1	CCPxM0	00 0000	00 0000

# TABLE 16-2: REGISTERS ASSOCIATED WITH CAPTURE, COMPARE, TIMER1 AND TIMER3

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'.

Shaded cells are not used by Capture and Compare, Timer1 or Timer3.

Note 1: Generic term for all of the identical registers of this name for all CCP modules, where 'x' identifies the individual module (CCP1 through CCP5). Bit assignments and RESET values for all registers of the same generic name are identical.

# 16.4 PWM Mode


In Pulse Width Modulation (PWM) mode, the CCP1 pin produces up to a 10-bit resolution PWM output. Since the CCP1 pin is multiplexed with the PORTC data latch, the TRISC<2> bit must be cleared to make the CCP1 pin an output.

Note:	Clearing the CCP1CON register will force
	the CCP1 PWM output latch to the default
	low level. This is not the PORTC I/O data
	latch.

Figure 16-4 shows a simplified block diagram of the CCP module in PWM mode.


For a step-by-step procedure on how to set up the CCP module for PWM operation, see Section 16.4.3.

### FIGURE 16-4: SIMPLIFIED PWM BLOCK DIAGRAM



A PWM output (Figure 16-5) has a time-base (period) and a time that the output stays high (duty cycle). The frequency of the PWM is the inverse of the period (1/period).





### 16.4.1 PWM PERIOD

The PWM period is specified by writing to the PR2 register. The PWM period can be calculated using the following formula:

PWM frequency is defined as 1 / [PWM period].

When TMR2 is equal to PR2, the following three events occur on the next increment cycle:

- TMR2 is cleared
- The CCP1 pin is set (exception: if PWM duty cycle = 0%, the CCP1 pin will not be set)
- The PWM duty cycle is latched from CCPR1L into CCPR1H
- **Note:** The Timer2 and Timer4 postscalers (see Section 13.0) are not used in the determination of the PWM frequency. The postscaler could be used to have a servo update rate at a different frequency than the PWM output.

# 16.4.2 PWM DUTY CYCLE

The PWM duty cycle is specified by writing to the CCPR1L register and to the CCP1CON<5:4> bits. Up to 10-bit resolution is available. The CCPR1L contains the eight MSbs and the CCP1CON<5:4> contains the two LSbs. This 10-bit value is represented by CCPR1L:CCP1CON<5:4>. The following equation is used to calculate the PWM duty cycle in time:

```
PWM duty cycle = (CCPR1L:CCP1CON<5:4>) •
Tosc • (TMR2 prescale value)
```

CCPR1L and CCP1CON<5:4> can be written to at any time, but the duty cycle value is not latched into CCPR1H until after a match between PR2 and TMR2 occurs (i.e., the period is complete). In PWM mode, CCPR1H is a read only register.

The CCPR1H register and a 2-bit internal latch are used to double-buffer the PWM duty cycle. This doublebuffering is essential for glitchless PWM operation.

When the CCPR1H and 2-bit latch match TMR2, concatenated with an internal 2-bit Q clock, or 2 bits of the TMR2 prescaler, the CCP1 pin is cleared.

The maximum PWM resolution (bits) for a given PWM frequency is given by the equation:

PWM Resolution (max) = 
$$\frac{\log(\frac{FOSC}{FPWM})}{\log(2)}$$
 bits

**Note:** If the PWM duty cycle value is longer than the PWM period, the CCP1 pin will not be cleared.

# 16.4.3 SETUP FOR PWM OPERATION

The following steps should be taken when configuring the CCP module for PWM operation:

- 1. Set the PWM period by writing to the PR2 register.
- 2. Set the PWM duty cycle by writing to the CCPR1L register and CCP1CON<5:4> bits.
- Make the CCP1 pin an output by clearing the TRISC<2> bit.
- 4. Set the TMR2 prescale value and enable Timer2 by writing to T2CON.
- 5. Configure the CCP1 module for PWM operation.

# TABLE 16-3: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 40 MHz

PWM Frequency	2.44 kHz	9.77 kHz	39.06 kHz	156.25 kHz	312.50 kHz	416.67 kHz
Timer Prescaler (1, 4, 16)	16	4	1	1	1	1
PR2 Value	FFh	FFh	FFh	3Fh	1Fh	17h
Maximum Resolution (bits)	14	12	10	8	7	6.58

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other RESETS
INTCON	<b>GIE/GIEH</b>	PEIE/GIEL	TMR0IE	<b>INTOIE</b>	RBIE	TMR0IF	INT0IF	RBIF	0000 0000	0000 0000
RCON	IPEN		_	RI	TO	PD	POR	BOR	01 11qq	0q qquu
PIR1	PSPIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	0111 1111	0111 1111
PIR2	—	CMIE	—	EEIE	BCLIF	LVDIF	TMR3IF	CCP2IF	-0-0 0000	0 0000
PIE2	—	CMIF	_	EEIF	BCLIE	LVDIE	TMR3IE	CCP2IE	-0-0 0000	0 0000
IPR2		CMIP		EEIP	BCLIP	LVDIP	TMR3IP	CCP2IP	-1-1 1111	1 1111
PIR3	—	_	RC2IF	TX2IF	TMR4IF	CCP5IF	CCP4IF	CCP3IF	00 0000	00 0000
PIE3	—	_	RC2IE	TX2IE	TMR4IE	CCP5IE	CCP4IE	CCP3IE	00 0000	00 0000
IPR3		_	RC2IP	TX2IP	TMR4IP	CCP5IP	CCP4IP	CCP3IP	11 1111	11 1111
TMR2	Timer2 Mo	dule Registe	r						0000 0000	0000 0000
PR2	Timer2 Mo	dule Period	Register						1111 1111	1111 1111
T2CON	—	T2OUTPS3	T2OUTPS2	T2OUTPS1	T2OUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	-000 0000
T3CON	RD16	T3CCP2	T3CKPS1	T3CKPS0	T3CCP1	T3SYNC	TMR3CS	TMR3ON	0000 0000	uuuu uuuu
TMR4	Timer4 Reg	gister							0000 0000	uuuu uuuu
PR4	Timer4 Per	riod Register							1111 1111	uuuu uuuu
T4CON	_	T4OUTPS3	T4OUTPS2	T4OUTPS1	T4OUTPS0	TMR40N	T4CKPS1	T4CKPS0	-000 0000	uuuu uuuu
CCPRxL <sup>(1)</sup>	Capture/Co	ompare/PWN	/I Register x	(LSB)					xxxx xxxx	uuuu uuuu
CCPRxH <sup>(1)</sup>	Capture/Co	xxxx xxxx	uuuu uuuu							
CCPxCON <sup>(1)</sup>	_	—	DCxB1	DCxB0	CCPxM3	CCPxM2	CCPxM1	CCPxM0	00 0000	00 0000

### TABLE 16-4: REGISTERS ASSOCIATED WITH PWM, TIMER2 AND TIMER4

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by PWM, Timer2, or Timer4.

**Note 1:** Generic term for all of the identical registers of this name for all CCP modules, where 'x' identifies the individual module (CCP1 through CCP5). Bit assignments and RESET values for all registers of the same generic name are identical.

NOTES:

# 17.0 MASTER SYNCHRONOUS SERIAL PORT (MSSP) MODULE

# 17.1 Master SSP (MSSP) Module Overview

The Master Synchronous Serial Port (MSSP) module is a serial interface, useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, shift registers, display drivers, A/D converters, etc. The MSSP module can operate in one of two modes:

- Serial Peripheral Interface (SPI)
- Inter-Integrated Circuit (I<sup>2</sup>C)
  - Full Master mode
  - Slave mode (with general address call)

The  ${\rm I}^2{\rm C}$  interface supports the following modes in hardware:

- Master mode
- Multi-Master mode
- Slave mode

# 17.2 Control Registers

The MSSP module has three associated registers. These include a status register (SSPSTAT) and two control registers (SSPCON1 and SSPCON2). The use of these registers and their individual configuration bits differ significantly, depending on whether the MSSP module is operated in SPI or  $I^2C$  mode.

Additional details are provided under the individual sections.

# 17.3 SPI Mode

The SPI mode allows 8 bits of data to be synchronously transmitted and received simultaneously. All four modes of SPI are supported. To accomplish communication, typically three pins are used:


- Serial Data Out (SDO) RC5/SDO
- Serial Data In (SDI) RC4/SDI/SDA
- Serial Clock (SCK) RC3/SCK/SCL/LVDIN

Additionally, a fourth pin may be used when in a Slave mode of operation:

• Slave Select (SS) - RF7/SS

Figure 17-1 shows the block diagram of the MSSP module when operating in SPI mode.





# 17.3.1 REGISTERS

The MSSP module has four registers for SPI mode operation. These are:

- MSSP Control Register1 (SSPCON1)
- MSSP Status Register (SSPSTAT)
- Serial Receive/Transmit Buffer (SSPBUF)
- MSSP Shift Register (SSPSR) Not directly accessible

SSPCON1 and SSPSTAT are the control and status registers in SPI mode operation. The SSPCON1 register is readable and writable. The lower 6 bits of the SSPSTAT are read only. The upper two bits of the SSPSTAT are read/write. SSPSR is the shift register used for shifting data in or out. SSPBUF is the buffer register to which data bytes are written to or read from.

In receive operations, SSPSR and SSPBUF together create a double-buffered receiver. When SSPSR receives a complete byte, it is transferred to SSPBUF and the SSPIF interrupt is set.

During transmission, the SSPBUF is not doublebuffered. A write to SSPBUF will write to both SSPBUF and SSPSR.

# REGISTER 17-1: SSPSTAT: MSSP STATUS REGISTER (SPI MODE)

R/W-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0
SMP	CKE	D/A	Р	S	R/W	UA	BF
bit 7							bit 0

bit 7 SMP: Sample bit SPI Master mode: 1 = Input data sampled at end of data output time 0 = Input data sampled at middle of data output time SPI Slave mode: SMP must be cleared when SPI is used in Slave mode bit 6 CKE: SPI Clock Edge Select bit When CKP = 0: 1 = Data transmitted on rising edge of SCK 0 = Data transmitted on falling edge of SCK When CKP = 1: 1 = Data transmitted on falling edge of SCK 0 = Data transmitted on rising edge of SCK D/A: Data/Address bit bit 5 Used in I<sup>2</sup>C mode only P: STOP bit bit 4 Used in I<sup>2</sup>C mode only. This bit is cleared when the MSSP module is disabled, SSPEN is cleared. S: START bit bit 3 Used in I<sup>2</sup>C mode only R/W: Read/Write bit information bit 2 Used in I<sup>2</sup>C mode only UA: Update Address bit bit 1 Used in I<sup>2</sup>C mode only bit 0 BF: Buffer Full Status bit (Receive mode only) 1 = Receive complete, SSPBUF is full 0 = Receive not complete, SSPBUF is empty

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0			
	bit 7							bit 0			
bit 7		rite Collision			•						
		SPBUF regist be cleared in		while it is st	ill transmitti	ng the previo	ous word				
	0 = No col	lision									
bit 6	SSPOV: F	eceive Overf	low Indicato	r bit							
	SPI Slave										
		byte is receiv									
		rflow, the dat ead the SSPI									
		be cleared in			itting data, t		ng overnou				
	0 = No ove	erflow									
	Note:	In Master r					h new rece	eption (and			
		transmissior	n) is initiated	by writing to	o the SSPB	JF register.					
bit 5	SSPEN: S	ynchronous S	Serial Port E	nable bit							
		es serial port es serial port					ial port pins				
	Note:	When enabl	ed, these pir	ns must be p	properly con	figured as ir	nput or outp	ut.			
bit 4	CKP: Cloc	k Polarity Se	lect bit								
		state for clock	0								
bit 3-0					Solact hits						
bit 5-0		<b>SPM3:SSPM0:</b> Synchronous Serial Port Mode Select bits L01 = SPI Slave mode, clock = SCK pin, $\overline{SS}$ pin control disabled, $\overline{SS}$ can be used as I/O pin									
	0011 = SF	0100 = SPI Slave mode, clock = SCK pin, SS pin control enabled 0011 = SPI Master mode, clock = TMR2 output/2									
		0010 = SPI Master mode, clock = Fosc/64									
		0001 = SPI Master mode, clock = Fosc/16 0000 = SPI Master mode, clock = Fosc/4									
	Note:	Bit combina			d here are	either recor	ved or impl	emented in			
	11016.	I <sup>2</sup> C mode or		Someany 18th							
			•								

# REGISTER 17-2: SSPCON1: MSSP CONTROL REGISTER1 (SPI MODE)

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

# 17.3.2 OPERATION

When initializing the SPI, several options need to be specified. This is done by programming the appropriate control bits (SSPCON1<5:0> and SSPSTAT<7:6>). These control bits allow the following to be specified:

- Master mode (SCK is the clock output)
- · Slave mode (SCK is the clock input)
- Clock Polarity (IDLE state of SCK)
- Data input sample phase (middle or end of data output time)
- Clock edge (output data on rising/falling edge of SCK)
- Clock Rate (Master mode only)
- Slave Select mode (Slave mode only)

The MSSP consists of a transmit/receive Shift Register (SSPSR) and a buffer register (SSPBUF). The SSPSR shifts the data in and out of the device, MSb first. The SSPBUF holds the data that was written to the SSPSR, until the received data is ready. Once the 8 bits of data have been received, that byte is moved to the SSPBUF register. Then the buffer full detect bit, BF (SSPSTAT<0>), and the interrupt flag bit, SSPIF, are set. This double-buffering of the received data (SSPBUF) allows the next byte to start reception before

reading the data that was just received. Any write to the SSPBUF register during transmission/reception of data will be ignored, and the write collision detect bit, WCOL (SSPCON1<7>), will be set. User software must clear the WCOL bit so that it can be determined if the following write(s) to the SSPBUF register completed successfully.

When the application software is expecting to receive valid data, the SSPBUF should be read before the next byte of data to transfer is written to the SSPBUF. Buffer full bit, BF (SSPSTAT<0>), indicates when SSPBUF has been loaded with the received data (transmission is complete). When the SSPBUF is read, the BF bit is cleared. This data may be irrelevant if the SPI is only a transmitter. Generally, the MSSP interrupt is used to determine when the transmission/reception has completed. The SSPBUF must be read and/or written. If the interrupt method is not going to be used, then software polling can be done to ensure that a write collision does not occur. Example 17-1 shows the loading of the SSPBUF (SSPSR) for data transmission.

The SSPSR is not directly readable or writable, and can only be accessed by addressing the SSPBUF register. Additionally, the MSSP status register (SSPSTAT) indicates the various status conditions.

# EXAMPLE 17-1: LOADING THE SSPBUF (SSPSR) REGISTER

LOOP	BRA	SSPSTAT, BF LOOP	;Has data been received(transmit complete)? ;No
	MOVF	SSPBUF, W	;WREG reg = contents of SSPBUF
	MOVWF	RXDATA	;Save in user RAM, if data is meaningful
		TXDATA, W	;W reg = contents of TXDATA
	MOVWF	SSPBUF	;New data to xmit

#### 17.3.3 **ENABLING SPI I/O**

To enable the serial port, SSP Enable bit, SSPEN (SSPCON1<5>), must be set. To reset or reconfigure SPI mode, clear the SSPEN bit, re-initialize the SSPCON registers, and then set the SSPEN bit. This configures the SDI, SDO, SCK, and SS pins as serial port pins. For the pins to behave as the serial port function, some must have their data direction bits (in the TRIS register) appropriately programmed as follows:


- SDI is automatically controlled by the SPI module
- SDO must have TRISC<5> bit cleared
- SCK (Master mode) must have TRISC<3> bit cleared
- SCK (Slave mode) must have TRISC<3> bit set
- SS must have TRISF<7> bit set

Any serial port function that is not desired may be overridden by programming the corresponding data direction (TRIS) register to the opposite value.

#### 17.3.4 TYPICAL CONNECTION

Figure 17-2 shows a typical connection between two microcontrollers. The master controller (Processor 1) initiates the data transfer by sending the SCK signal. Data is shifted out of both shift registers on their programmed clock edge, and latched on the opposite edge of the clock. Both processors should be programmed to the same Clock Polarity (CKP), then both controllers would send and receive data at the same time. Whether the data is meaningful (or dummy data) depends on the application software. This leads to three scenarios for data transmission:

- · Master sends data Slave sends dummy data
- Master sends data Slave sends data
- Master sends dummy data Slave sends data



# 17.3.5 MASTER MODE

The master can initiate the data transfer at any time because it controls the SCK. The master determines when the slave (Processor 2, Figure 17-2) is to broadcast data by the software protocol.


In Master mode, the data is transmitted/received as soon as the SSPBUF register is written to. If the SPI is only going to receive, the SDO output could be disabled (programmed as an input). The SSPSR register will continue to shift in the signal present on the SDI pin at the programmed clock rate. As each byte is received, it will be loaded into the SSPBUF register as if a normal received byte (interrupts and status bits appropriately set). This could be useful in receiver applications as a "Line Activity Monitor" mode.

The clock polarity is selected by appropriately programming the CKP bit (SSPCON1<4>). This then, would give waveforms for SPI communication, as shown in Figure 17-3, Figure 17-5, and Figure 17-6, where the MSB is transmitted first. In Master mode, the SPI clock rate (bit rate) is user programmable to be one of the following:

- Fosc/4 (or Tcy)
- Fosc/16 (or 4 Tcy)
- Fosc/64 (or 16 Tcy)
- Timer2 output/2

This allows a maximum data rate (at 40 MHz) of 10.00 Mbps.

Figure 17-3 shows the waveforms for Master mode. When the CKE bit is set, the SDO data is valid before there is a clock edge on SCK. The change of the input sample is shown based on the state of the SMP bit. The time when the SSPBUF is loaded with the received data is shown.





# 17.3.6 SLAVE MODE

In Slave mode, the data is transmitted and received as the external clock pulses appear on SCK. When the last bit is latched, the SSPIF interrupt flag bit is set.

While in Slave mode, the external clock is supplied by the external clock source on the SCK pin. This external clock must meet the minimum high and low times as specified in the electrical specifications.

While in SLEEP mode, the slave can transmit/receive data. When a byte is received, the device will wake-up from SLEEP.

# 17.3.7 SLAVE SELECT SYNCHRONIZATION

The  $\overline{SS}$  pin allows a Synchronous Slave mode. The SPI must be in Slave mode with  $\overline{SS}$  pin control enabled (SSPCON1<3:0> = 04h). The pin must not be driven low for the  $\overline{SS}$  pin to function as an input. The Data Latch must be high. When the  $\overline{SS}$  pin is low, transmission and reception are enabled and the SDO pin is driven. When the  $\overline{SS}$  pin goes high,

the SDO pin is no longer driven, even if in the middle of a transmitted byte, and becomes a floating output. External pull-up/pull-down resistors may be desirable, depending on the application.


Note	1: When the SPI is in Slave mode with SS pin
	control enabled (SSPCON<3:0> = 0100),
	the SPI module will reset if the $\overline{SS}$ pin is set
	to VDD.


2: If the SPI is used in Slave mode with CKE set, then the SS pin control must be enabled.

When the SPI module resets, the bit counter is forced to '0'. This can be done by either forcing the  $\overline{SS}$  pin to a high level or clearing the SSPEN bit.


To emulate two-wire communication, the SDO pin can be connected to the SDI pin. When the SPI needs to operate as a receiver, the SDO pin can be configured as an input. This disables transmissions from the SDO. The SDI can always be left as an input (SDI function), since it cannot create a bus conflict.

# FIGURE 17-4: SLAVE SYNCHRONIZATION WAVEFORM





# FIGURE 17-5: SPI MODE WAVEFORM (SLAVE MODE WITH CKE = 0)



# FIGURE 17-6: SPI MODE WAVEFORM (SLAVE MODE WITH CKE = 1)

# 17.3.8 SLEEP OPERATION

In Master mode, all module clocks are halted and the transmission/reception will remain in that state until the device wakes from SLEEP. After the device returns to normal mode, the module will continue to transmit/receive data.

In Slave mode, the SPI transmit/receive shift register operates asynchronously to the device. This allows the device to be placed in SLEEP mode and data to be shifted into the SPI transmit/receive shift register. When all 8 bits have been received, the MSSP interrupt flag bit will be set and if enabled, will wake the device from SLEEP.

# 17.3.9 EFFECTS OF A RESET

A RESET disables the MSSP module and terminates the current transfer.

### 17.3.10 BUS MODE COMPATIBILITY

Table 17-1 shows the compatibility between the standard SPI modes and the states the CKP and CKE control bits.

### TABLE 17-1: SPI BUS MODES

Standard SPI Mode	<b>Control Bits State</b>				
Terminology	СКР	CKE			
0, 0	0	1			
0, 1	0	0			
1, 0	1	1			
1, 1	1	0			

There is also a SMP bit, which controls when the data is sampled.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other RESETS
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	<b>INT0IF</b>	RBIF	0000 0000	0000 0000
PIR1	PSPIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	0111 1111	0111 1111
TRISC	PORTC Dat	a Direction R	egister						1111 1111	1111 1111
TRISF	TRISF7	TRISF6	TRISF5	TRISF4	TRISF3	TRISF2	TRISF1	TRISF0	1111 1111	uuuu uuuu
SSPBUF	Synchronous Serial Port Receive Buffer/Transmit Register									uuuu uuuu
SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000
SSPSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	0000 0000	0000 0000

# TABLE 17-2: REGISTERS ASSOCIATED WITH SPI OPERATION

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the MSSP in SPI mode.

# 17.4 I<sup>2</sup>C Mode


The MSSP module in  $I^2C$  mode fully implements all master and slave functions (including general call support) and provides interrupts on START and STOP bits in hardware to determine a free bus (multi-master function). The MSSP module implements the standard mode specifications, as well as 7-bit and 10-bit addressing.

Two pins are used for data transfer:

- Serial clock (SCL) RC3/SCK/SCL
- Serial data (SDA) RC4/SDI/SDA

The user must configure these pins as inputs or outputs through the TRISC<4:3> bits.

#### FIGURE 17-7: MSSP BLOCK DIAGRAM (I<sup>2</sup>C MODE)



# 17.4.1 REGISTERS

The MSSP module has six registers for  $\mathsf{I}^2\mathsf{C}$  operation. These are:

- MSSP Control Register1 (SSPCON1)
- MSSP Control Register2 (SSPCON2)
- MSSP Status Register (SSPSTAT)
- Serial Receive/Transmit Buffer (SSPBUF)
- MSSP Shift Register (SSPSR) Not directly accessible
- MSSP Address Register (SSPADD)

SSPCON, SSPCON2 and SSPSTAT are the control and status registers in  $I^2C$  mode operation. The SSPCON and SSPCON2 registers are readable and writable. The lower 6 bits of the SSPSTAT are read only. The upper two bits of the SSPSTAT are read/write.

SSPSR is the shift register used for shifting data in or out. SSPBUF is the buffer register to which data bytes are written to or read from.

SSPADD register holds the slave device address when the SSP is configured in  $I^2C$  Slave mode. When the SSP is configured in Master mode, the lower seven bits of SSPADD act as the baud rate generator reload value.

In receive operations, SSPSR and SSPBUF together, create a double-buffered receiver. When SSPSR receives a complete byte, it is transferred to SSPBUF and the SSPIF interrupt is set.

During transmission, the SSPBUF is not doublebuffered. A write to SSPBUF will write to both SSPBUF and SSPSR.

# REGISTER 17-3: SSPSTAT: MSSP STATUS REGISTER (I<sup>2</sup>C MODE)

	R/W-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0			
	SMP	CKE	D/A	Р	S	R/W	UA	BF			
	bit 7							bit 0			
it 7	In Master of 1 = Slew r		e: isabled for S			100 kHz and	1 MHz)				
it 6	CKE: SMB	<ul> <li>Slew rate control enabled for High Speed mode (400 kHz)</li> <li>CKE: SMBus Select bit</li> <li>In Master or Slave mode:</li> </ul>									
		SMBus spe SMBus spe									
it 5	<b>D/A:</b> Data/ In Master r Reserved	Address bit node:									
		<u>ode:</u> es that the la es that the la									
it 4		it es that a ST( bit was not d		een detecte	d last						
	Note:	This bit is cl	eared on RE	SET and w	hen SSPEN	is cleared.					
it 3	0 = START	es that a ST/ bit was not	detected las	t							
	Note:	I his bit is cl	eared on RE	SET and w	hen SSPEN	is cleared.					
vit 2	<b>R/W:</b> Read In Slave m 1 = Read 0 = Write	I/Write bit Inf ode:	ormation (I <sup>2</sup> )	C mode only	/)						
	Note:					ne last addres bit, STOP b					
		<u>node:</u> nit is in progr nit is not in p									
		•	oit with SEN,	RSEN, PE	N, RCEN, o	r ACKEN wil	l indicate if t	he MSSP is			
it 1	1 = Indicat	e Address bi es that the u s does not n	ser needs to	update the		he SSPADD	register				
it O	BF: Buffer	Full Status b	it								
	In Transmi			5.0							
		e complete, e not comple									
	In Receive	-		ie empty							
		1 = Data transmit in progress (does not include the $\overline{ACK}$ and STOP bits), SSPBUF is full 0 = Data transmit complete (does not include the $\overline{ACK}$ and STOP bits), SSPBUF is empty									
	Legend:										
	R = Reada	ble bit	W = Writab	le bit	U = Unimp	lemented bit	, read as '0'				
	- n = Value	at POR	'1' = Bit is s	et	'0' = Bit is		x = Bit is ur	known			

# REGISTER 17-4: SSPCON1: MSSP CONTROL REGISTER1 (I<sup>2</sup>C MODE)

bit 7	33PUV	<b>SSPEN</b>	UKP	3371013	SSPIVIZ	33PIVI I	bit 0	I.
WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	J
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	

#### bit 7 WCOL: Write Collision Detect bit

In Master Transmit mode:

- 1 = A write to the SSPBUF register was attempted while the  $I^2C$  conditions were not valid for a transmission to be started (must be cleared in software)
- 0 = No collision

In Slave Transmit mode:

- 1 = The SSPBUF register is written while it is still transmitting the previous word (must be cleared in software)
- 0 = No collision

In Receive mode (Master or Slave modes):

This is a "don't care" bit

#### bit 6 SSPOV: Receive Overflow Indicator bit

In Receive mode:

- 1 = A byte is received while the SSPBUF register is still holding the previous byte (must be cleared in software)
- 0 = No overflow

In Transmit mode:

This is a "don't care" bit in Transmit mode

#### bit 5 SSPEN: Synchronous Serial Port Enable bit

- 1 = Enables the serial port and configures the SDA and SCL pins as the serial port pins
- 0 = Disables serial port and configures these pins as I/O port pins

Note: When enabled, the SDA and SCL pins must be properly configured as input or output.

- bit 4 CKP: SCK Release Control bit
  - In Slave mode:
  - 1 = Release clock
  - 0 = Holds clock low (clock stretch), used to ensure data setup time

In Master mode:

Unused in this mode

#### SSPM3:SSPM0: Synchronous Serial Port Mode Select bits bit 3-0

- 1111 =  $I^2C$  Slave mode, 10-bit address with START and STOP bit interrupts enabled
- 1110 =  $I^2C$  Slave mode, 7-bit address with START and STOP bit interrupts enabled
- 1011 = I<sup>2</sup>C Firmware Controlled Master mode (Slave IDLE)
- 1000 = I<sup>2</sup>C Master mode, clock = Fosc / (4 \* (SSPADD+1))
- $0111 = I^2C$  Slave mode, 10-bit address
- $0110 = I^2C$  Slave mode. 7-bit address
- Note: Bit combinations not specifically listed here are either reserved, or implemented in SPI mode only.

# 

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented b	it, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

ER 17-5:	7-5: SSPCON2: MSSP CONTROL REGISTER 2 (I <sup>2</sup> C MODE)									
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN		
	bit 7							bit 0		
bit 7		eneral Call Er			• •					
		e interrupt wh al call addres		l call address	s (0000h) is	received in	the SSPSI	२		
bit 6		Acknowledg		-	smit mode	only)				
		wledge was r wledge was r								
bit 5	ACKDT: A	cknowledge	Data bit (Ma	ster Receive	mode only)					
	1 = Not Ac 0 = Ackno	cknowledge wledge								
	Note:	Value that w the end of a		itted when th	e user initia	tes an Ackı	nowledge s	equence at		
bit 4	1 = Initiate Autom	Acknowledge Acknowledg atically cleare wledge seque	e sequence ed by hardwa	on SDA and			•	ata bit.		
bit 3		eceive Enable		Mode only)						
		es Receive m								
bit 2	PEN: STC	P Condition	Enable bit (M	laster mode	only)					
		e STOP condi condition IDL		and SCL pin	s. Automati	cally cleare	d by hardw	are.		
bit 1	RSEN: Re	peated STAF	RT Condition	Enabled bit	(Master mo	de only)				
	Autom	e Repeated S atically cleare	ed by hardwa	are.	and SCL pin	S.				
bit 0	•	ated START c .RT Condition			1 hit					
DILO	In Master									
	1 = Initiate	e START cond T condition ID		A and SCL pi	ns. Automa	tically clear	ed by hard	ware.		
	In Slave m									
	<ul> <li>1 = Clock stretching is enabled for both Slave Transmit and Slave Receive (stretch enabled)</li> <li>0 = Clock stretching is disabled</li> </ul>									
	Note:	For bits ACK	EN. RCEN.	PEN. RSEN	. SEN: If th	ne I <sup>2</sup> C mod	ule is not i	n the IDLE		
	<b>Note:</b> For bits ACKEN, RCEN, PEN, RSEN, SEN: If the I <sup>2</sup> C module is not in the IDL mode, this bit may not be set (no spooling) and the SSPBUF may not be written (writes to the SSPBUF are disabled).									
	Legand									
	Legend: R = Reada	able bit	W = W	ritable bit	U = Unim	olemented	bit, read as	ʻ0'		

# REGISTER 17-5: SSPCON2: MSSP CONTROL REGISTER 2 (I<sup>2</sup>C MODE)

- n = Value at POR reset

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

# 17.4.2 OPERATION

The MSSP module functions are enabled by setting MSSP Enable bit, SSPEN (SSPCON<5>).

The SSPCON1 register allows control of the I<sup>2</sup>C operation. Four mode selection bits (SSPCON<3:0>) allow one of the following I<sup>2</sup>C modes to be selected:

- I<sup>2</sup>C Master mode, clock = (Fosc / 4) x (SSPADD +1)
- I<sup>2</sup>C Slave mode (7-bit address)
- I<sup>2</sup>C Slave mode (10-bit address)
- I<sup>2</sup>C Slave mode (7-bit address), with START and STOP bit interrupts enabled
- I<sup>2</sup>C Slave mode (10-bit address), with START and STOP bit interrupts enabled
- I<sup>2</sup>C Firmware controlled master operation, slave is IDLE

Selection of any I<sup>2</sup>C mode, with the SSPEN bit set, forces the SCL and SDA pins to be open drain, provided these pins are programmed to inputs by setting the appropriate TRISC bits. To ensure proper operation of the module, pull-up resistors must be provided externally to the SCL and SDA pins.

# 17.4.3 SLAVE MODE

In Slave mode, the SCL and SDA pins must be configured as inputs (TRISC<4:3> set). The MSSP module will override the input state with the output data when required (slave-transmitter).

The I<sup>2</sup>C Slave mode hardware will always generate an interrupt on an address match. Through the mode select bits, the user can also choose to interrupt on START and STOP bits

When an address is matched or the data transfer after an address match is received, the hardware automatically will generate the Acknowledge ( $\overline{ACK}$ ) pulse and load the SSPBUF register with the received value currently in the SSPSR register.

Any combination of the following conditions will cause the MSSP module not to give this  $\overline{ACK}$  pulse:

- The buffer full bit BF (SSPSTAT<0>) was set before the transfer was received.
- The overflow bit SSPOV (SSPCON<6>) was set before the transfer was received.

In this case, the SSPSR register value is not loaded into the SSPBUF, but bit SSPIF (PIR1<3>) is set. The BF bit is cleared by reading the SSPBUF register, while bit SSPOV is cleared through software.

The SCL clock input must have a minimum high and low for proper operation. The high and low times of the  $I^2C$  specification, as well as the requirement of the MSSP module, are shown in timing parameter #100 and parameter #101.

# 17.4.3.1 Addressing

Once the MSSP module has been enabled, it waits for a START condition to occur. Following the START condition, the 8-bits are shifted into the SSPSR register. All incoming bits are sampled with the rising edge of the clock (SCL) line. The value of register SSPSR<7:1> is compared to the value of the SSPADD register. The address is compared on the falling edge of the eighth clock (SCL) pulse. If the addresses match, and the BF and SSPOV bits are clear, the following events occur:

- 1. The SSPSR register value is loaded into the SSPBUF register.
- 2. The buffer full bit BF is set.
- 3. An ACK pulse is generated.
- MSSP interrupt flag bit, SSPIF (PIR1<3>), is set (interrupt is generated, if enabled) on the falling edge of the ninth SCL pulse.

In 10-bit Address mode, two address bytes need to be received by the slave. The five Most Significant bits (MSbs) of the first address byte specify if this is a 10-bit address. Bit R/W (SSPSTAT<2>) must specify a write so the slave device will receive the second address byte. For a 10-bit address, the first byte would equal '11110 A9 A8 0', where 'A9' and 'A8' are the two MSbs of the address. The sequence of events for 10-bit address is as follows, with steps 7 through 9 for the slave-transmitter:

- 1. Receive first (high) byte of Address (bits SSPIF, BF and bit UA (SSPSTAT<1>) are set).
- 2. Update the SSPADD register with second (low) byte of Address (clears bit UA and releases the SCL line).
- 3. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.
- 4. Receive second (low) byte of Address (bits SSPIF, BF, and UA are set).
- Update the SSPADD register with the first (high) byte of Address. If match releases SCL line, this will clear bit UA.
- 6. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.
- 7. Receive Repeated START condition.
- 8. Receive first (high) byte of Address (bits SSPIF and BF are set).
- 9. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.

# 17.4.3.2 Reception

When the R/W bit of the address byte is clear and an address match occurs, the R/W bit of the SSPSTAT register is cleared. The received address is loaded into the SSPBUF register and the SDA line is held low (ACK).

When the address byte overflow condition exists, then the No Acknowledge (ACK) pulse is given. An overflow condition is defined as either bit BF (SSPSTAT<0>) is set, or bit SSPOV (SSPCON1<6>) is set.

An MSSP interrupt is generated for each data transfer byte. Flag bit SSPIF (PIR1<3>) must be cleared in software. The SSPSTAT register is used to determine the status of the byte.


If SEN is enabled (SSPCON1<0> = 1), RC3/SCK/SCL will be held low (clock stretch) following each data transfer. The clock must be released by setting bit CKP (SSPCON<4>). See Section 17.4.4 ("Clock Stretching"), for more detail.

# 17.4.3.3 Transmission

When the R/W bit of the incoming address byte is set and an address match occurs, the R/W bit of the SSPSTAT register is set. The received address is loaded into the SSPBUF register. The ACK pulse will be sent on the ninth bit and pin RC3/SCK/SCL is held low, regardless of SEN (see "Clock Stretching", Section 17.4.4, for more detail). By stretching the clock, the master will be unable to assert another clock pulse until the slave is done preparing the transmit data. The transmit data must be loaded into the SSPBUF register, which also loads the SSPSR register. Then pin RC3/SCK/SCL should be enabled by setting bit CKP (SSPCON1<4>). The eight data bits are shifted out on the falling edge of the SCL input. This ensures that the SDA signal is valid during the SCL high time (Figure 17-9).

The  $\overline{ACK}$  pulse from the master-receiver is latched on the rising edge of the ninth SCL input pulse. If the SDA line is high (not  $\overline{ACK}$ ), then the data transfer is complete. In this case, when the  $\overline{ACK}$  is latched by the slave, the slave logic is reset (resets SSPSTAT register) and the slave monitors for another <u>occurrence</u> of the START bit. If the SDA line was low ( $\overline{ACK}$ ), the next transmit data must be loaded into the SSPBUF register. Again, pin RC3/SCK/SCL must be enabled by setting bit CKP.

An MSSP interrupt is generated for each data transfer byte. The SSPIF bit must be cleared in software and the SSPSTAT register is used to determine the status of the byte. The SSPIF bit is set on the falling edge of the ninth clock pulse.







FIGURE 17-10:	I <sup>2</sup> C SLAVE MOD	DE TIMING W	ITH SEN = 0 (I	RECEPTION, 1	0-BIT ADDRESS)
		Cleared in software	SSPOV is set because <u>SS</u> PBUF is still full. ACK is not sent.		
Clock is held low until update of SSPADD has taken place	Receive Data Byte Receive Data Byte ACK D7 \D5 \D5 \D4 \D3 \D2 \D1 \D0 \ACK \D7 \D6 \D5 \D4 \D3 \D2 \D1 \D0 \ACK \D7 \D6 \D5 \D4 \D3 \D2 \D1 \D0 \C0 \C0 \D1 \D0 \C0 \C0 \D1 \D0 \C0 \C0 \D1 \D0 \D0 \C0 \D1 \D0 \D0 \C0 \D1 \D0 \D0 \D1 \D1 \D0 \D1 \D1 \D0 \D1 \D1 \D1 \D1 \D0 \D1	Cleared in software		<ul> <li>Cleared by hardware when</li> <li>SSPADD is updated with high</li> <li>byte of address</li> </ul>	
Clock is held low until Clock is held low until Clock is the second second is the second	ceive Second Byte of Address	Cleared in software	Dummy read of SSPBUF to clear BF flag	Cleared by hardware when SSPADD is updated with low byte of address UA is set indicating that SSPADD needs to be updated	
	SDA Receive First Byte of Address $R\overline{W} = 0$ SDA $\overline{1}$	SSPIF (PIR1<3>) Cleared in software BF (SSPSTAT<0>)	SSPBUF is written with a contents of SSPSR contents of SSPSR ssPOV (SSPCON<6>)	UA (SSPSIALET>) UA is set indicating that the SSPADD needs to be updated	CKP (CKP does not reset to '0' when SEN = 0)



# 17.4.4 CLOCK STRETCHING

Both 7- and 10-bit Slave modes implement automatic clock stretching during a transmit sequence.

The SEN bit (SSPCON2<0>) allows clock stretching to be enabled during receives. Setting SEN will cause the SCL pin to be held low at the end of each data receive sequence.

### 17.4.4.1 Clock Stretching for 7-bit Slave Receive Mode (SEN = 1)

In 7-bit Slave Receive mode, on the falling edge of the ninth clock at the end of the ACK sequence, if the BF bit is set, the CKP bit in the SSPCON1 register is automatically cleared, forcing the SCL output to be held low. The CKP being cleared to '0' will assert the SCL line low. The CKP bit must be set in the user's ISR before reception is allowed to continue. By holding the SCL line low, the user has time to service the ISR and read the contents of the SSPBUF before the master device can initiate another receive sequence. This will prevent buffer overruns from occurring (see Figure 17-13).

- Note 1: If the user reads the contents of the SSPBUF before the falling edge of the ninth clock, thus clearing the BF bit, the CKP bit will not be cleared and clock stretching will not occur.
  - 2: The CKP bit can be set in software, regardless of the state of the BF bit. The user should be careful to clear the BF bit in the ISR before the next receive sequence, in order to prevent an overflow condition.

### 17.4.4.2 Clock Stretching for 10-bit Slave Receive Mode (SEN = 1)

In 10-bit Slave Receive mode, during the address sequence, clock stretching automatically takes place but CKP is not cleared. During this time, if the UA bit is set after the ninth clock, clock stretching is initiated. The UA bit is set after receiving the upper byte of the 10-bit address, and following the receive of the second byte of the 10-bit address with the R/W bit cleared to '0'. The release of the clock line occurs upon updating SSPADD. Clock stretching will occur on each data receive sequence, as described in 7-bit mode.

**Note:** If the user polls the UA bit and clears it by updating the SSPADD register before the falling edge of the ninth clock occurs, and if the user hasn't cleared the BF bit by reading the SSPBUF register before that time, then the CKP bit will still NOT be asserted low. Clock stretching on the basis of the state of the BF bit only occurs during a data sequence, not an address sequence.

# 17.4.4.3 Clock Stretching for 7-bit Slave Transmit Mode

7-bit Slave Transmit mode implements clock stretching by clearing the CKP bit after the falling edge of the ninth clock, if the BF bit is clear. This occurs, regardless of the state of the SEN bit.

The user's ISR must set the CKP bit before transmission is allowed to continue. By holding the SCL line low, the user has time to service the ISR and load the contents of the SSPBUF before the master device can initiate another transmit sequence (see Figure 17-9).

- Note 1: If the user loads the contents of SSPBUF, setting the BF bit before the falling edge of the ninth clock, the CKP bit will not be cleared and clock stretching will not occur.
   2: The CKP bit can be set in software,
  - regardless of the state of the BF bit.

#### 17.4.4.4 Clock Stretching for 10-bit Slave Transmit Mode


In 10-bit Slave Transmit mode, clock stretching is controlled during the first two address sequences by the state of the UA bit, just as it is in 10-bit Slave Receive mode. The first two addresses are followed by a third address sequence, which contains the high order bits of the 10-bit address and the R/W bit set to '1'. After the third address sequence is performed, the UA bit is not set, the module is now configured in Transmit mode, and clock stretching is controlled by the BF flag, as in 7-bit Slave Transmit mode (see Figure 17-11).


# 17.4.4.5 Clock Synchronization and the CKP bit


When the CKP bit is cleared, the SCL output is forced to '0'. However, setting the CKP bit will not assert the SCL output low until the SCL output is already sampled low. Therefore, the CKP bit will not assert the SCL line until an external  $I^2C$  master device has

already asserted the SCL line. The SCL output will remain low until the CKP bit is set, and all other devices on the  $I^2$ C bus have de-asserted SCL. This ensures that a write to the CKP bit will not violate the minimum high time requirement for SCL (see Figure 17-12).









#### 17.4.5 GENERAL CALL ADDRESS SUPPORT

The addressing procedure for the I<sup>2</sup>C bus is such that the first byte after the START condition usually determines which device will be the slave addressed by the master. The exception is the general call address, which can address all devices. When this address is used, all devices should, in theory, respond with an Acknowledge.


The general call address is one of eight addresses reserved for specific purposes by the I<sup>2</sup>C protocol. It consists of all 0's with R/W = 0.

The general call address is recognized when the General Call Enable bit (GCEN) is enabled (SSPCON2<7> set). Following a START bit detect, 8-bits are shifted into the SSPSR and the address is compared against the SSPADD. It is also compared to the general call address and fixed in hardware. If the general call address matches, the SSPSR is transferred to the SSPBUF, the BF flag bit is set (eighth bit), and on the falling edge of the ninth bit (ACK bit), the SSPIF interrupt flag bit is set.

When the interrupt is serviced, the source for the interrupt can be checked by reading the contents of the SSPBUF. The value can be used to determine if the address was device specific or a general call address.

In 10-bit mode, the SSPADD is required to be updated for the second half of the address to match, and the UA bit is set (SSPSTAT<1>). If the general call address is sampled when the GCEN bit is set, while the slave is configured in 10-bit Address mode, then the second half of the address is not necessary, the UA bit will not be set, and the slave will begin receiving data after the Acknowledge (Figure 17-15).





## 17.4.6 MASTER MODE

Master mode is enabled by setting and clearing the appropriate SSPM bits in SSPCON1 and by setting the SSPEN bit. In Master mode, the SCL and SDA lines are manipulated by the MSSP hardware.

Master mode of operation is supported by interrupt generation on the detection of the START and STOP conditions. The STOP (P) and START (S) bits are cleared from a RESET, or when the MSSP module is disabled. Control of the  $l^2C$  bus may be taken when the P bit is set or the bus is IDLE, with both the S and P bits clear.

In Firmware Controlled Master mode, user code conducts all  $I^2C$  bus operations based on START and STOP bit conditions.


Once Master mode is enabled, the user has six options.

- 1. Assert a START condition on SDA and SCL.
- 2. Assert a Repeated START condition on SDA and SCL.
- 3. Write to the SSPBUF register initiating transmission of data/address.
- 4. Configure the I<sup>2</sup>C port to receive data.
- 5. Generate an Acknowledge condition at the end of a received byte of data.
- 6. Generate a STOP condition on SDA and SCL.

Note: The MSSP Module, when configured in I<sup>2</sup>C Master mode, does not allow queueing of events. For instance, the user is not allowed to initiate a START condition and immediately write the SSPBUF register to initiate transmission before the START condition is complete. In this case, the SSPBUF will not be written to and the WCOL bit will be set, indicating that a write to the SSPBUF did not occur.

The following events will cause SSP interrupt flag bit, SSPIF, to be set (SSP interrupt if enabled):

- START condition
- STOP condition
- · Data transfer byte transmitted/received
- Acknowledge Transmit
- Repeated START



## 17.4.6.1 I<sup>2</sup>C Master Mode Operation

The master device generates all of the serial clock pulses and the START and STOP conditions. A transfer is ended with a STOP condition or with a Repeated START condition. Since the Repeated START condition is also the beginning of the next serial transfer, the  $l^2C$  bus will not be released.

In Master Transmitter mode, serial data is output through SDA, while SCL outputs the serial clock. The first byte transmitted contains the slave address of the receiving device (7 bits) and the Read/Write (R/W) bit. In this case, the R/W bit will be logic '0'. Serial data is transmitted 8 bits at a time. After each byte is transmitted, an Acknowledge bit is received. START and STOP conditions are output to indicate the beginning and the end of a serial transfer.

In Master Receive mode, the first byte transmitted contains the slave address of the transmitting device (7 bits) and the R/ $\overline{W}$  bit. In this case, the R/ $\overline{W}$  bit will be logic '1'. Thus, the first byte transmitted is a 7-bit slave address followed by a '1' to indicate receive bit. Serial data is received via SDA, while SCL outputs the serial clock. Serial data is received 8 bits at a time. After each byte is received, an Acknowledge bit is transmitted. START and STOP conditions indicate the beginning and end of transmission.

The baud rate generator used for the SPI mode operation is used to set the SCL clock frequency for either 100 kHz, 400 kHz or 1 MHz  $I^2C$  operation. See Section 17.4.7 ("Baud Rate Generator"), for more detail. A typical transmit sequence would go as follows:

- 1. The user generates a START condition by setting the START enable bit, SEN (SSPCON2<0>).
- SSPIF is set. The MSSP module will wait the required start time before any other operation takes place.
- 3. The user loads the SSPBUF with the slave address to transmit.
- 4. Address is shifted out the SDA pin until all 8 bits are transmitted.
- 5. The MSSP Module shifts in the ACK bit from the slave device and writes its value into the SSPCON2 register (SSPCON2<6>).
- 6. The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPIF bit.
- 7. The user loads the SSPBUF with eight bits of data.
- 8. Data is shifted out the SDA pin until all 8 bits are transmitted.
- The MSSP Module shifts in the ACK bit from the slave device and writes its value into the SSPCON2 register (SSPCON2<6>).
- 10. The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPIF bit.
- 11. The user generates a STOP condition by setting the STOP enable bit PEN (SSPCON2<2>).
- 12. Interrupt is generated once the STOP condition is complete.


## 17.4.7 BAUD RATE GENERATOR

In I<sup>2</sup>C Master mode, the baud rate generator (BRG) reload value is placed in the lower 7 bits of the SSPADD register (Figure 17-17). When a write occurs to SSPBUF, the baud rate generator will automatically begin counting. The BRG counts down to '0' and stops until another reload has taken place. The BRG count is decremented twice per instruction cycle (TcY) on the Q2 and Q4 clocks. In I<sup>2</sup>C Master mode, the BRG is reloaded automatically.

Once the given operation is complete (i.e., transmission of the last data bit is followed by  $\overline{ACK}$ ), the internal clock will automatically stop counting and the SCL pin will remain in its last state.

Table 15-3 demonstrates clock rates based on instruction cycles and the BRG value loaded into SSPADD.

## FIGURE 17-17: BAUD RATE GENERATOR BLOCK DIAGRAM



## TABLE 17-3: I<sup>2</sup>C CLOCK RATE W/BRG

Fcy	Fcy*2	BRG VALUE	FscL (2 rollovers of BRG)
10 MHz	20 MHz	19h	400 kHz <sup>(1)</sup>
10 MHz	20 MHz	20h	312.5 kHz
10 MHz	20 MHz	3Fh	100 kHz
4 MHz	8 MHz	0Ah	400 kHz <sup>(1)</sup>
4 MHz	8 MHz	0Dh	308 kHz
4 MHz	8 MHz	28h	100 kHz
1 MHz	2 MHz	03h	333 kHz <sup>(1)</sup>
1 MHz	2 MHz	0Ah	100 kHz
1 MHz	2 MHz	00h	1 MHz <sup>(1)</sup>


**Note 1:** The I<sup>2</sup>C interface does not conform to the 400 kHz I<sup>2</sup>C specification (which applies to rates greater than 100 kHz) in all details, but may be used with care where higher rates are required by the application.

## 17.4.7.1 Clock Arbitration

Clock arbitration occurs when the master, during any receive, transmit or Repeated START/STOP condition, de-asserts the SCL pin (SCL allowed to float high). When the SCL pin is allowed to float high, the baud rate generator (BRG) is suspended from counting until the SCL pin is actually sampled high. When the SCL pin is

sampled high, the baud rate generator is reloaded with the contents of SSPADD<6:0> and begins counting. This ensures that the SCL high time will always be at least one BRG rollover count, in the event that the clock is held low by an external device (Figure 15-18).





## 17.4.8 I<sup>2</sup>C MASTER MODE START CONDITION TIMING

To initiate a START condition, the user sets the START condition enable bit, SEN (SSPCON2<0>). If the SDA and SCL pins are sampled high, the baud rate generator is reloaded with the contents of SSPADD<6:0> and starts its count. If SCL and SDA are both sampled high when the baud rate generator times out (TBRG), the SDA pin is driven low. The action of the SDA being driven low, while SCL is high, is the START condition and causes the S bit (SSPSTAT<3>) to be set. Following this, the baud rate generator is reloaded with the contents of SSPADD<6:0> and resumes its count. When the baud rate generator times out (TBRG), the SEN bit (SSPCON2<0>) will be automatically cleared by hardware, the baud rate generator is suspended, leaving the SDA line held low and the START condition is complete.


**Note:** If at the beginning of the START condition, the SDA and SCL pins are already sampled low, or if during the START condition the SCL line is sampled low before the SDA line is driven low, a bus collision occurs, the Bus Collision Interrupt Flag, BCLIF is set, the START condition is aborted, and the I<sup>2</sup>C module is reset into its IDLE state.

## FIGURE 17-19: FIRST START BIT TIMING

#### 17.4.8.1 WCOL Status Flag

If the user writes the SSPBUF when a START sequence is in progress, the WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

Note: Because queueing of events is not allowed, writing to the lower 5 bits of SSPCON2 is disabled until the START condition is complete.



## 17.4.9 I<sup>2</sup>C MASTER MODE REPEATED START CONDITION TIMING

A Repeated START condition occurs when the RSEN bit (SSPCON2<1>) is programmed high and the I<sup>2</sup>C logic module is in the IDLE state. When the RSEN bit is set, the SCL pin is asserted low. When the SCL pin is sampled low, the baud rate generator is loaded with the contents of SSPADD<5:0> and begins counting. The SDA pin is released (brought high) for one baud rate generator count (TBRG). When the baud rate generator times out, if SDA is sampled high, the SCL pin will be de-asserted (brought high). When SCL is sampled high, the baud rate generator is reloaded with the contents of SSPADD<6:0> and begins counting. SDA and SCL must be sampled high for one TBRG. This action is then followed by assertion of the SDA pin (SDA = 0) for one TBRG while SCL is high. Following this, the RSEN bit (SSPCON2<1>) will be automatically cleared and the baud rate generator will not be reloaded, leaving the SDA pin held low. As soon as a START condition is detected on the SDA and SCL pins, the S bit (SSPSTAT<3>) will be set. The SSPIF bit will not be set until the baud rate generator has timed out.

- Note 1: If RSEN is programmed while any other event is in progress, it will not take effect.
  - 2: A bus collision during the Repeated START condition occurs if:
    - SDA is sampled low when SCL goes from low to high.
    - SCL goes low before SDA is asserted low. This may indicate that another master is attempting to transmit a data "1".


Immediately following the SSPIF bit getting set, the user may write the SSPBUF with the 7-bit address in 7-bit mode, or the default first address in 10-bit mode. After the first eight bits are transmitted and an ACK is received, the user may then transmit an additional eight bits of address (10-bit mode) or eight bits of data (7-bit mode).

## 17.4.9.1 WCOL Status Flag

If the user writes the SSPBUF when a Repeated START sequence is in progress, the WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

Note: Because queueing of events is not allowed, writing of the lower 5 bits of SSPCON2 is disabled until the Repeated START condition is complete.

## FIGURE 17-20: REPEAT START CONDITION WAVEFORM



## 17.4.10 I<sup>2</sup>C MASTER MODE TRANSMISSION

Transmission of a data byte, a 7-bit address, or the other half of a 10-bit address is accomplished by simply writing a value to the SSPBUF register. This action will set the buffer full flag bit, BF, and allow the baud rate generator to begin counting and start the next transmission. Each bit of address/data will be shifted out onto the SDA pin after the falling edge of SCL is asserted (see data hold time specification parameter #106). SCL is held low for one baud rate generator rollover count (TBRG). Data should be valid before SCL is released high (see data setup time specification parameter #107). When the SCL pin is released high, it is held that way for TBRG. The data on the SDA pin must remain stable for that duration and some hold time, after the next falling edge of SCL. After the eighth bit is shifted out (the falling edge of the eighth clock), the BF flag is cleared and the master releases SDA. This allows the slave device being addressed to respond with an ACK bit during the ninth bit time if an address match occurred, or if data was received properly. The status of ACK is written into the ACKDT bit on the falling edge of the ninth clock. If the master receives an Acknowledge, the Acknowledge status bit, ACKSTAT, is cleared. If not, the bit is set. After the ninth clock, the SSPIF bit is set and the master clock (baud rate generator) is suspended until the next data byte is loaded into the SSPBUF, leaving SCL low and SDA unchanged (Figure 17-21).

After the write to the SSPBUF, each bit of address will be shifted out on the falling edge of SCL, until all seven address bits and the R/W bit are completed. On the falling edge of the eighth clock, the master will de-assert the SDA pin, allowing the slave to respond with an Acknowledge. On the falling edge of the ninth clock, the master will sample the SDA pin to see if the address was recognized by a slave. The status of the ACK bit is loaded into the ACKSTAT status bit (SSPCON2<6>). Following the falling edge of the ninth clock transmission of the address, the SSPIF is set, the BF flag is cleared and the baud rate generator is turned off until another write to the SSPBUF takes place, holding SCL low and allowing SDA to float.

## 17.4.10.1 BF Status Flag

In Transmit mode, the BF bit (SSPSTAT<0>) is set when the CPU writes to SSPBUF and is cleared when all 8 bits are shifted out.

## 17.4.10.2 WCOL Status Flag

If the user writes the SSPBUF when a transmit is already in progress (i.e., SSPSR is still shifting out a data byte), the WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

WCOL must be cleared in software.

## 17.4.10.3 ACKSTAT Status Flag

In Transmit mode, the ACKSTAT bit (SSPCON2<6>) is cleared when the slave has sent an Acknowledge  $(\overline{ACK} = 0)$ , and is set when the slave does not Acknowledge  $(\overline{ACK} = 1)$ . A slave sends an Acknowledge when it has recognized its address (including a general call), or when the slave has properly received its data.

## 17.4.11 I<sup>2</sup>C MASTER MODE RECEPTION

Master mode reception is enabled by programming the receive enable bit, RCEN (SSPCON2<3>).

Note: The MSSP module must be in an IDLE state before the RCEN bit is set, or the RCEN bit will be disregarded.

The baud rate generator begins counting, and on each rollover, the state of the SCL pin changes (high to low/low to high) and data is shifted into the SSPSR. After the falling edge of the eighth clock, the receive enable flag is automatically cleared, the contents of the SSPSR are loaded into the SSPBUF, the BF flag bit is set, the SSPIF flag bit is set and the baud rate generator is suspended from counting, holding SCL low. The MSSP is now in IDLE state, awaiting the next command. When the buffer is read by the CPU, the BF flag bit is automatically cleared. The user can then send an Acknowledge bit at the end of reception, by setting the Acknowledge sequence enable bit, ACKEN (SSPCON2<4>).

## 17.4.11.1 BF Status Flag

In receive operation, the BF bit is set when an address or data byte is loaded into SSPBUF from SSPSR. It is cleared when the SSPBUF register is read.


#### 17.4.11.2 SSPOV Status Flag


In receive operation, the SSPOV bit is set when 8 bits are received into the SSPSR and the BF flag bit is already set from a previous reception.

#### 17.4.11.3 WCOL Status Flag

If the user writes the SSPBUF when a receive is already in progress (i.e., SSPSR is still shifting in a data byte), the WCOL bit is set and the contents of the buffer are unchanged (the write doesn't occur).

# PIC18FXX20





## 17.4.12 ACKNOWLEDGE SEQUENCE TIMING

An Acknowledge sequence is enabled by setting the Acknowledge sequence enable bit. ACKEN (SSPCON2<4>). When this bit is set, the SCL pin is pulled low and the contents of the Acknowledge data bit are presented on the SDA pin. If the user wishes to generate an Acknowledge, then the ACKDT bit should be cleared. If not, the user should set the ACKDT bit before starting an Acknowledge sequence. The baud rate generator then counts for one rollover period (TBRG) and the SCL pin is de-asserted (pulled high). When the SCL pin is sampled high (clock arbitration), the baud rate generator counts for TBRG. The SCL pin is then pulled low. Following this, the ACKEN bit is automatically cleared, the baud rate generator is turned off and the MSSP module then goes into IDLE mode (Figure 17-23).

## 17.4.12.1 WCOL Status Flag

If the user writes the SSPBUF when an Acknowledge sequence is in progress, then WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).


## 17.4.13 STOP CONDITION TIMING

A STOP bit is asserted on the SDA pin at the end of a receive/transmit by setting the STOP sequence enable bit, PEN (SSPCON2<2>). At the end of a receive/transmit, the SCL line is held low after the falling edge of the ninth clock. When the PEN bit is set, the master will assert the SDA line low. When the SDA line is sampled low, the baud rate generator is reloaded and counts down to '0'. When the baud rate generator times out, the SCL pin will be brought high, and one TBRG (baud rate generator rollover count) later, the SDA pin will be de-asserted. When the SDA pin is sampled high while SCL is high, the P bit (SSPSTAT<4>) is set. A TBRG later, the PEN bit is cleared and the SSPIF bit is set (Figure 17-24).


## 17.4.13.1 WCOL Status Flag

If the user writes the SSPBUF when a STOP sequence is in progress, then the WCOL bit is set and the contents of the buffer are unchanged (the write doesn't occur).

## FIGURE 17-23: ACKNOWLEDGE SEQUENCE WAVEFORM







**Advance Information** 

## 17.4.14 SLEEP OPERATION

While in SLEEP mode, the I<sup>2</sup>C module can receive addresses or data, and when an address match or complete byte transfer occurs, wake the processor from SLEEP (if the MSSP interrupt is enabled).

#### 17.4.15 EFFECT OF A RESET

A RESET disables the MSSP module and terminates the current transfer.

#### 17.4.16 MULTI-MASTER MODE

In Multi-Master mode, the interrupt generation on the detection of the START and STOP conditions allows the determination of when the bus is free. The STOP (P) and START (S) bits are cleared from a RESET or when the MSSP module is disabled. Control of the I<sup>2</sup>C bus may be taken when the P bit (SSPSTAT<4>) is set, or the bus is idle with both the S and P bits clear. When the bus is busy, enabling the SSP interrupt will generate the interrupt when the STOP condition occurs.

In multi-master operation, the SDA line must be monitored for arbitration, to see if the signal level is the expected output level. This check is performed in hardware, with the result placed in the BCLIF bit.

The states where arbitration can be lost are:

- · Address Transfer
- Data Transfer
- A START Condition
- A Repeated START Condition
- · An Acknowledge Condition

#### 17.4.17 MULTI -MASTER COMMUNICATION, BUS COLLISION, AND BUS ARBITRATION

Multi-Master mode support is achieved by bus arbitration. When the master outputs address/data bits onto the SDA pin, arbitration takes place when the master outputs a '1' on SDA, by letting SDA float high and another master asserts a '0'. When the SCL pin floats high, data should be stable. If the expected data on SDA is a '1' and the data sampled on the SDA pin = 0, then a bus collision has taken place. The master will set the Bus Collision Interrupt Flag, BCLIF and reset the  $I^2C$  port to its IDLE state (Figure 17-25).

If a transmit was in progress when the bus collision occurred, the transmission is halted, the BF flag is cleared, the SDA and SCL lines are de-asserted, and the SSPBUF can be written to. When the user services the bus collision Interrupt Service Routine, and if the  $I^2C$  bus is free, the user can resume communication by asserting a START condition.


If a START, Repeated START, STOP, or Acknowledge condition was in progress when the bus collision occurred, the condition is aborted, the SDA and SCL lines are de-asserted, and the respective control bits in the SSPCON2 register are cleared. When the user services the bus collision Interrupt Service Routine, and if the  $l^2C$  bus is free, the user can resume communication by asserting a START condition.

The master will continue to monitor the SDA and SCL pins. If a STOP condition occurs, the SSPIF bit will be set.

A write to the SSPBUF will start the transmission of data at the first data bit, regardless of where the transmitter left off when the bus collision occurred.

In Multi-Master mode, the interrupt generation on the detection of START and STOP conditions allows the determination of when the bus is free. Control of the  $I^2C$  bus can be taken when the P bit is set in the SSPSTAT register, or the bus is IDLE and the S and P bits are cleared.

#### FIGURE 17-25: BUS COLLISION TIMING FOR TRANSMIT AND ACKNOWLEDGE



#### 17.4.17.1 Bus Collision During a START Condition

During a START condition, a bus collision occurs if:

- a) SDA or SCL are sampled low at the beginning of the START condition (Figure 17-26).
- b) SCL is sampled low before SDA is asserted low (Figure 17-27).

During a START condition, both the SDA and the SCL pins are monitored.


If the SDA pin is already low, or the SCL pin is already low, then all of the following occur:

- · the START condition is aborted,
- · the BCLIF flag is set, and
- the MSSP module is reset to its IDLE state (Figure 17-26).

The START condition begins with the SDA and SCL pins de-asserted. When the SDA pin is sampled high, the baud rate generator is loaded from SSPADD<6:0> and counts down to '0'. If the SCL pin is sampled low while SDA is high, a bus collision occurs, because it is assumed that another master is attempting to drive a data '1' during the START condition.


If the SDA pin is sampled low during this count, the BRG is reset and the SDA line is asserted early (Figure 17-28). If, however, a '1' is sampled on the SDA pin, the SDA pin is asserted low at the end of the BRG count. The baud rate generator is then reloaded and counts down to '0', and during this time, if the SCL pins are sampled as '0', a bus collision does not occur. At the end of the BRG count, the SCL pin is asserted low.

Note: The reason that bus collision is not a factor during a START condition is that no two bus masters can assert a START condition at the exact same time. Therefore, one master will always assert SDA before the other. This condition does not cause a bus collision, because the two masters must be allowed to arbitrate the first address following the START condition. If the address is the same, arbitration must be allowed to continue into the data portion, Repeated START or STOP conditions.




## FIGURE 17-26: BUS COLLISION DURING START CONDITION (SDA ONLY)









## 17.4.17.2 Bus Collision During a Repeated START Condition

During a Repeated START condition, a bus collision occurs if:

- a) A low level is sampled on SDA when SCL goes from low level to high level.
- b) SCL goes low before SDA is asserted low, indicating that another master is attempting to transmit a data '1'.

When the user de-asserts SDA and the pin is allowed to float high, the BRG is loaded with SSPADD<6:0> and counts down to '0'. The SCL pin is then de-asserted, and when sampled high, the SDA pin is sampled.

If SDA is low, a bus collision has occurred (i.e., another master is attempting to transmit a data '0', Figure 17-29). If SDA is sampled high, the BRG is

reloaded and begins counting. If SDA goes from high to low before the BRG times out, no bus collision occurs because no two masters can assert SDA at exactly the same time.


If SCL goes from high to low before the BRG times out and SDA has not already been asserted, a bus collision occurs. In this case, another master is attempting to transmit a data '1' during the Repeated START condition, Figure 17-30.

If, at the end of the BRG time-out, both SCL and SDA are still high, the SDA pin is driven low and the BRG is reloaded and begins counting. At the end of the count, regardless of the status of the SCL pin, the SCL pin is driven low and the Repeated START condition is complete.





#### FIGURE 17-30: BUS COLLISION DURING REPEATED START CONDITION (CASE 2)




## 17.4.17.3 Bus Collision During a STOP Condition

Bus collision occurs during a STOP condition if:


- a) After the SDA pin has been de-asserted and allowed to float high, SDA is sampled low after the BRG has timed out.
- b) After the SCL pin is de-asserted, SCL is sampled low before SDA goes high.

The STOP condition begins with SDA asserted low. When SDA is sampled low, the SCL pin is allowed to float. When the pin is sampled high (clock arbitration), the baud rate generator is loaded with SSPADD<6:0> and counts down to '0'. After the BRG times out, SDA is sampled. If SDA is sampled low, a bus collision has occurred. This is due to another master attempting to drive a data '0' (Figure 17-31). If the SCL pin is sampled low before SDA is allowed to float high, a bus collision occurs. This is another case of another master attempting to drive a data '0' (Figure 17-32).

## FIGURE 17-31: BUS COLLISION DURING A STOP CONDITION (CASE 1)



## FIGURE 17-32: BUS COLLISION DURING A STOP CONDITION (CASE 2)



# PIC18FXX20

NOTES:

## 18.0 ADDRESSABLE UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER (USART)

The Universal Synchronous Asynchronous Receiver Transmitter (USART) module (also known as a Serial Communications Interface or SCI) is one of the two types of serial I/O modules available on PIC18FXX20 devices. Each device has two USARTs, which can be configured independently of each other. Each can be configured as a full-duplex asynchronous system that can communicate with peripheral devices, such as CRT terminals and personal computers, or as a half-duplex synchronous system that can communicate with peripheral devices, such as A/D or D/A integrated circuits, serial EEPROMs, etc.

The USART can be configured in the following modes:

- Asynchronous (full-duplex)
- Synchronous Master (half-duplex)
- Synchronous Slave (half-duplex)

The pins of USART1 and USART2 are multiplexed with the functions of PORTC (RC6/TX1/CK1 and RC7/RX1/DT1) and PORTG (RG1/TX2/CK2 and RG2/RX2/DT2), respectively. In order to configure these pins as a USART:

- For USART1:
  - bit SPEN (RCSTA1<7>) must be set (= 1)
  - bit TRISC<7> must be set (= 1)
  - bit TRISC<6> must be cleared (= 0) for Asynchronous and Synchronous Master modes
  - bit TRISC<6> must be set (= 1) for Synchronous Slave mode
- For USART2:
  - bit SPEN (RCSTA2<7>) must be set (= 1)
  - bit TRISG<2> must be set (= 1)
  - bit TRISG<1> must be cleared (= 0) for Asynchronous and Synchronous Master modes
  - bit TRISC<6> must be set (= 1) for Synchronous Slave mode

Register 18-1 shows the layout of the Transmit Status and Control Registers (TXSTAx) and Register 18-2 shows the layout of the Receive Status and Control Registers (RCSTAx). USART1 and USART2 each have their own independent and distinct pairs of transmit and receive control registers, which are identical to each other apart from their names. Similarly, each USART has its own distinct set of transmit, receive and baud rate registers.

Note: Throughout this section, references to register and bit names that may be associated with a specific USART module are referred to generically by the use of 'x' in place of the specific module number. Thus, "RCSTAx" might refer to the receive status register for either USART1 or USART2.

	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R-1	R/W-0						
	CSRC	TX9	TXEN	SYNC		BRGH	TRMT	TX9D						
	bit 7							bit 0						
bit 7		ck Source S	oloct hit											
	CSRC: Clock Source Select bit <u>Asynchronous mode:</u> Don't care													
	Synchrono	us mode <sup>.</sup>												
	<ul> <li>1 = Master mode (clock generated internally from BRG)</li> <li>0 = Slave mode (clock from external source)</li> </ul>													
bit 6	<b>TX9</b> : 9-bit <sup>-</sup>	<b>TX9</b> : 9-bit Transmit Enable bit												
		9-bit transn 8-bit transn												
bit 5	TXEN: Transmit Enable bit													
	1 = Transm													
	0 = Transm			TYPNIC										
	Note:	SREN/CRE	N overrides	I XEN in Sy	nc mode.									
bit 4	SYNC: USART Mode Select bit													
	1 = Synchronous mode 0 = Asynchronous mode													
bit 3	-	ented: Read												
bit 2	-													
DIL Z	BRGH: High Baud Rate Select bit													
		Asynchronous mode: 1 = High speed												
	0 = Low sp	eed												
		Synchronous mode: Unused in this mode												
bit 1	<b>TRMT</b> : Tran 1 = TSR er 0 = TSR fu		egister Stat	us bit										
bit 0		" bit of Transn	nit Data											
DILO		dress/data bi		bit										
	Legend:													
	R = Reada	ble bit	VV = V	/ritable bit	U = Unin	nplemented	bit, read as	'0'						
	- n = Value	at POR	'1' = B	it is set	'0' = Bit i	s cleared	x = Bit is u	nknown						

## REGISTER 18-1: TXSTAX: TRANSMIT STATUS AND CONTROL REGISTER

	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0	R-x			
	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D			
	bit 7							bit (			
bit 7	1 = Serial p	ial Port Ena port enabled	(configures	RX/DT and	TX/CK pins	as serial po	ort pins)				
bit 6	1 = Selects	Receive Ena 9-bit recep 8-bit recep	tion								
bit 5	Asynchrone Don't care <u>Synchrono</u> 1 = Enable 0 = Disable This bit	us mode - M s single rece s single rec is cleared a	<u>faster:</u> eive eive after receptic	on is comple	te.						
	<u>Synchronous mode - Slave:</u> Don't care										
bit 4	Asynchron 1 = Enable 0 = Disable Synchrono	ous mode: s receiver es receiver us mode:	ceive Enable		CREN is cli	pared (CRF	Noverrides	SREN)			
	<ul> <li>1 = Enables continuous receive until enable bit CREN is cleared (CREN overrides SREN)</li> <li>0 = Disables continuous receive</li> </ul>										
bit 3	<u>Asynchron</u> 1 = Enable when F	ous mode 9- s address d RSR<8> is s	et	<u>1):</u> ables interru	pt and load			s parity bit			
bit 2				by reading	RCREG regi	ster and rec	ceive next va	alid byte)			
bit 1	OERR: Overrun Error bit 1 = Overrun error (can be cleared by clearing bit CREN) 0 = No overrun error										
bit 0	<b>RX9D:</b> 9th This can be	bit of Receive		arity hit and	l must he ca	Iculated by	user firmwar	·0			

REGISTER 18-2: RCST	<b>X: RECEIVE STATUS AND CONTROL REGISTER</b>
---------------------	---

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	l bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

## 18.1 USART Baud Rate Generator (BRG)

The BRG supports both the Asynchronous and Synchronous modes of the USARTs. It is a dedicated 8-bit baud rate generator. The SPBRG register controls the period of a free running 8-bit timer. In Asynchronous mode, bit BRGH (TXSTAx<2>) also controls the baud rate. In Synchronous mode, bit BRGH is ignored. Table 18-1 shows the formula for computation of the baud rate for different USART modes, which only apply in Master mode (internal clock).

Given the desired baud rate and Fosc, the nearest integer value for the SPBRGx register can be calculated using the formula in Table 18-1. From this, the error in baud rate can be determined. Example 18-1 shows the calculation of the baud rate error for the following conditions:

- Fosc = 16 MHz
- Desired Baud Rate = 9600
- BRGH = 0
- SYNC = 0

It may be advantageous to use the high baud rate (BRGH = 1), even for slower baud clocks. This is because the equation in Example 18-1 can reduce the baud rate error in some cases.

Writing a new value to the SPBRGx register causes the BRG timer to be reset (or cleared). This ensures the BRG does not wait for a timer overflow before outputting the new baud rate.

## 18.1.1 SAMPLING

The data on the RXx pin (either RC7/RX1/DT1 or RG2/RX2/DT2) is sampled three times by a majority detect circuit to determine if a high or a low level is present at the pin.

## EXAMPLE 18-1: CALCULATING BAUD RATE ERROR

Desired Baud Rate	= Fosc / (64 (X + 1))	
Solving for X:		
Х	= $((Fosc / Desired Baud Rate) / 64) - 1$	
Х	= ((16000000 / 9600) / 64) - 1	
Х	= [25.042] $=$ 25	
Calculated Baud Rate	= 16000000 / (64 (25 + 1))	
	= 9615	
Error	= (Calculated Baud Rate - Desired Baud Rate)	
	Desired Baud Rate	
	= (9615 - 9600) / 9600	
	= 0.16%	

## TABLE 18-1: BAUD RATE FORMULA

SYNC	BRGH = 0 (Low Speed)	BRGH = 1 (High Speed)
0	(Asynchronous) Baud Rate = Fosc/(64(X+1))	Baud Rate = Fosc/(16(X+1))
1	(Synchronous) Baud Rate = Fosc/(4(X+1))	N/A
La mandu X		

Legend: X = value in SPBRGx (0 to 255)

## TABLE 18-2: REGISTERS ASSOCIATED WITH BAUD RATE GENERATOR

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other RESETS
TXSTAx	CSRC	TX9	TXEN	SYNC		BRGH	TRMT	TX9D	0000 -010	0000 -010
RCSTAx	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	x000 0000
SPBRGx	Baud Rat		0000 0000	0000 0000						

Legend: x = unknown, - = unimplemented, read as '0'. Shaded cells are not used by the BRG.

**Note:** Register names generically refer to both of the identically named registers for the two USART modules, where 'x' indicates the particular module. Bit names and RESET values are identical between modules.

	Fosc = 40 MHz				33 MHz			25 MHz			20 MHz	
BAUD RATE (Kbps)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)
0.3	NA	-	-	NA	-	-	NA	-	-	NA	-	-
1.2	NA	-	-	NA	-	-	NA	-	-	NA	-	-
2.4	NA	-	-	NA	-	-	NA	-	-	NA	-	-
9.6	NA	-	-	NA	-	-	NA	-	-	NA	-	-
19.2	NA	-	-	NA	-	-	NA	-	-	NA	-	-
76.8	76.92	+0.16	129	77.10	+0.39	106	77.16	+0.47	80	76.92	+0.16	64
96	96.15	+0.16	103	95.93	-0.07	85	96.15	+0.16	64	96.15	+0.16	51
300	303.03	+1.01	32	294.64	-1.79	27	297.62	-0.79	20	294.12	-1.96	16
500	500	0	19	485.30	-2.94	16	480.77	-3.85	12	500	0	9
HIGH	10000	-	0	8250	-	0	6250	-	0	5000	-	0
LOW	39.06	-	255	32.23	-	255	24.41	-	255	19.53	-	255
	F	osc = 16 M	lHz		10 MHz		7.15909 MHz			5.0688 MHz		
BAUD RATE (Kbps)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)
0.3	NA	-	-	NA	-	-	NA	-	-	NA	-	-
1.2	NA	-	-	NA	-	-	NA	-	-	NA	-	-
2.4	NA	-	-	NA	-	-	NA	-	-	NA	-	-
9.6	NA	-	-	NA	-	-	9.62	+0.23	185	9.60	0	131
19.2	19.23	+0.16	207	19.23	+0.16	129	19.24	+0.23	92	19.20	0	65
76.8	76.92	+0.16	51	75.76	-1.36	32	77.82	+1.32	22	74.54	-2.94	16

RATE (Kbps)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)
0.3	NA	-	-	NA	-	-	NA	-	-	NA	-	-
1.2	NA	-	-	NA	-	-	NA	-	-	NA	-	-
2.4	NA	-	-	NA	-	-	NA	-	-	NA	-	-
9.6	NA	-	-	NA	-	-	9.62	+0.23	185	9.60	0	131
19.2	19.23	+0.16	207	19.23	+0.16	129	19.24	+0.23	92	19.20	0	65
76.8	76.92	+0.16	51	75.76	-1.36	32	77.82	+1.32	22	74.54	-2.94	16
96	95.24	-0.79	41	96.15	+0.16	25	94.20	-1.88	18	97.48	+1.54	12
300	307.70	+2.56	12	312.50	+4.17	7	298.35	-0.57	5	316.80	+5.60	3
500	500	0	7	500	0	4	447.44	-10.51	3	422.40	-15.52	2
HIGH	4000	-	0	2500	-	0	1789.80	-	0	1267.20	-	0
LOW	15.63	-	255	9.77	-	255	6.99	-	255	4.95	-	255
				•								

BAUD	Fosc = 4 MHz			3.579545 MHz			1 MHz			32.768 kHz		
RATE (Kbps)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)
0.3	NA	-	-	NA	-	-	NA	-	-	0.30	+1.14	26
1.2	NA	-	-	NA	-	-	1.20	+0.16	207	1.17	-2.48	6
2.4	NA	-	-	NA	-	-	2.40	+0.16	103	2.73	+13.78	2
9.6	9.62	+0.16	103	9.62	+0.23	92	9.62	+0.16	25	8.20	-14.67	0
19.2	19.23	+0.16	51	19.04	-0.83	46	19.23	+0.16	12	NA	-	-
76.8	76.92	+0.16	12	74.57	-2.90	11	83.33	+8.51	2	NA	-	-
96	1000	+4.17	9	99.43	+3.57	8	83.33	-13.19	2	NA	-	-
300	333.33	+11.11	2	298.30	-0.57	2	250	-16.67	0	NA	-	-
500	500	0	1	447.44	-10.51	1	NA	-	-	NA	-	-
HIGH	1000	-	0	894.89	-	0	250	-	0	8.20	-	0
LOW	3.91	-	255	3.50	-	255	0.98	-	255	0.03	-	255

## TABLE 18-4: BAUD RATES FOR ASYNCHRONOUS MODE (BRGH = 0)

BAUD	F	osc = 40 M	Hz	33 MHz				25 MHz		20 MHz			
RATE (Kbps)	KBAUD	% ERROR	SPBRG value (decimal)										
0.3	NA	-	-										
1.2	NA	-	-										
2.4	NA	-	-	2.40	-0.07	214	2.40	-0.15	162	2.40	+0.16	129	
9.6	9.62	+0.16	64	9.55	-0.54	53	9.53	-0.76	40	9.47	-1.36	32	
19.2	18.94	-1.36	32	19.10	-0.54	26	19.53	+1.73	19	19.53	+1.73	15	
76.8	78.13	+1.73	7	73.66	-4.09	6	78.13	+1.73	4	78.13	+1.73	3	
96	89.29	-6.99	6	103.13	+7.42	4	97.66	+1.73	3	104.17	+8.51	2	
300	312.50	+4.17	1	257.81	-14.06	1	NA	-	-	312.50	+4.17	0	
500	625	+25.00	0	NA	-	-	NA	-	-	NA	-	-	
HIGH	625	-	0	515.63	-	0	390.63	-	0	312.50	-	0	
LOW	2.44	-	255	2.01	-	255	1.53	-	255	1.22	-	255	

BAUD	F	osc = 16 M	lHz	10 MHz				7.15909 M⊦	Iz	5.0688 MHz			
RATE (Kbps)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	
0.3	NA	-	-	NA	-	-	NA	-	-	NA	-	-	
1.2	1.20	+0.16	207	1.20	+0.16	129	1.20	+0.23	92	1.20	0	65	
2.4	2.40	+0.16	103	2.40	+0.16	64	2.38	-0.83	46	2.40	0	32	
9.6	9.62	+0.16	25	9.77	+1.73	15	9.32	-2.90	11	9.90	+3.13	7	
19.2	19.23	+0.16	12	19.53	+1.73	7	18.64	-2.90	5	19.80	+3.13	3	
76.8	83.33	+8.51	2	78.13	+1.73	1	111.86	+45.65	0	79.20	+3.13	0	
96	83.33	-13.19	2	78.13	-18.62	1	NA	-	-	NA	-	-	
300	250	-16.67	0	156.25	-47.92	0	NA	-	-	NA	-	-	
500	NA	-	-	NA	-	-	NA	-	-	NA	-	-	
HIGH	250	-	0	156.25	-	0	111.86	-	0	79.20	-	0	
LOW	0.98	-	255	0.61	-	255	0.44	-	255	0.31	-	255	

BAUD	F	osc = 4 M	Hz	3.579545 MHz				1 MHz		32.768 kHz		
RATE (Kbps)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)
0.3	0.30	-0.16	207	0.30	+0.23	185	0.30	+0.16	51	0.26	-14.67	1
1.2	1.20	+1.67	51	1.19	-0.83	46	1.20	+0.16	12	NA	-	-
2.4	2.40	+1.67	25	2.43	+1.32	22	2.23	-6.99	6	NA	-	-
9.6	8.93	-6.99	6	9.32	-2.90	5	7.81	-18.62	1	NA	-	-
19.2	20.83	+8.51	2	18.64	-2.90	2	15.63	-18.62	0	NA	-	-
76.8	62.50	-18.62	0	55.93	-27.17	0	NA	-	-	NA	-	-
96	NA	-	-	NA	-	-	NA	-	-	NA	-	-
300	NA	-	-	NA	-	-	NA	-	-	NA	-	-
500	NA	-	-	NA	-	-	NA	-	-	NA	-	-
HIGH	62.50	-	0	55.93	-	0	15.63	-	0	0.51	-	0
LOW	0.24	-	255	0.22	-	255	0.06	-	255	0.002	-	255

TABLE 18-5:	BAUD RATES FOR ASYNCHRONOUS MODE (BRGH = 1)
-------------	---

BAUD	F	osc = 40 M	lHz		33 MHz			25 MHz		20 MHz			
RATE (Kbps)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	
0.3	NA	-	-	NA	-	-	NA	-	-	NA	-	-	
1.2	NA	-	-	NA	-	-	NA	-	-	NA	-	-	
2.4	NA	-	-	NA	-	-	NA	-	-	NA	-	-	
9.6	NA	-	-	9.60	-0.07	214	9.59	-0.15	162	9.62	+0.16	129	
19.2	19.23	+0.16	129	19.28	+0.39	106	19.30	+0.47	80	19.23	+0.16	64	
76.8	75.76	-1.36	32	76.39	-0.54	26	78.13	+1.73	19	78.13	+1.73	15	
96	96.15	+0.16	25	98.21	+2.31	20	97.66	+1.73	15	96.15	+0.16	12	
300	312.50	+4.17	7	294.64	-1.79	6	312.50	+4.17	4	312.50	+4.17	3	
500	500	0	4	515.63	+3.13	3	520.83	+4.17	2	416.67	-16.67	2	
HIGH	2500	-	0	2062.50	-	0	1562.50	-	0	1250	-	0	
LOW	9.77	-	255	8,06	-	255	6.10	-	255	4.88	-	255	

BAUD	F	osc = 16 N	IHz		10 MHz			7.15909 MI	Ηz	5.0688 MHz			
RATE (Kbps)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	
0.3	NA	-	-	NA	-	-	NA	-	-	NA	-	-	
1.2	NA	-	-	NA	-	-	NA	-	-	NA	-	-	
2.4	NA	-	-	NA	-	-	2.41	+0.23	185	2.40	0	131	
9.6	9.62	+0.16	103	9.62	+0.16	64	9.52	-0.83	46	9.60	0	32	
19.2	19.23	+0.16	51	18.94	-1.36	32	19.45	+1.32	22	18.64	-2.94	16	
76.8	76.92	+0.16	12	78.13	+1.73	7	74.57	-2.90	5	79.20	+3.13	3	
96	100	+4.17	9	89.29	-6.99	6	89.49	-6.78	4	105.60	+10.00	2	
300	333.33	+11.11	2	312.50	+4.17	1	447.44	+49.15	0	316.80	+5.60	0	
500	500	0	1	625	+25.00	0	447.44	-10.51	0	NA	-	-	
HIGH	1000	-	0	625	-	0	447.44	-	0	316.80	-	0	
LOW	3.91	-	255	2.44	-	255	1.75	-	255	1.24	-	255	

BAUD	l	Fosc = 4 M	Hz	3	3.579545 M	Hz		1 MHz		32.768 kHz		
RATE (Kbps)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)
0.3	NA	-	-	NA	-	-	0.30	+0.16	207	0.29	-2.48	6
1.2	1.20	+0.16	207	1.20	+0.23	185	1.20	+0.16	51	1.02	-14.67	1
2.4	2.40	+0.16	103	2.41	+0.23	92	2.40	+0.16	25	2.05	-14.67	0
9.6	9.62	+0.16	25	9.73	+1.32	22	8.93	-6.99	6	NA	-	-
19.2	19.23	+0.16	12	18.64	-2.90	11	20.83	+8.51	2	NA	-	-
76.8	NA	-	-	74.57	-2.90	2	62.50	-18.62	0	NA	-	-
96	NA	-	-	111.86	+16.52	1	NA	-	-	NA	-	-
300	NA	-	-	223.72	-25.43	0	NA	-	-	NA	-	-
500	NA	-	-	NA	-	-	NA	-	-	NA	-	-
HIGH	250	-	0	55.93	-	0	62.50	-	0	2.05	-	0
LOW	0.98	-	255	0.22	-	255	0.24	-	255	0.008	-	255

## 18.2 USART Asynchronous Mode

In this mode. the USARTs use standard non-return-to-zero (NRZ) format (one START bit, eight or nine data bits and one STOP bit). The most common data format is 8 bits. An on-chip dedicated 8-bit baud rate generator can be used to derive standard baud rate frequencies from the oscillator. The USART transmits and receives the LSbit first. The USART's transmitter and receiver are functionally independent, but use the same data format and baud rate. The baud rate generator produces a clock, either 16 or 64 times the bit shift rate, depending on bit BRGH (TXSTAx<2>). Parity is not supported by the hardware, but can be implemented in software (and stored as the ninth data bit). Asynchronous mode is stopped during SLEEP.

Asynchronous mode is selected by clearing bit SYNC (TXSTAx<4>).

The USART Asynchronous module consists of the following important elements:

- · Baud Rate Generator
- · Sampling Circuit
- Asynchronous Transmitter
- Asynchronous Receiver

## 18.2.1 USART ASYNCHRONOUS TRANSMITTER

The USART transmitter block diagram is shown in Figure 18-1. The heart of the transmitter is the Transmit (serial) Shift Register (TSR). The shift register obtains its data from the read/write transmit buffer, TXREGx. The TXREGx register is loaded with data in software. The TSR register is not loaded until the STOP bit has been transmitted from the previous load. As soon as the STOP bit is transmitted, the TSR is loaded with new data from the TXREGx register (if available). Once the TXREGx register transfers the data to the TSR register (occurs in one TCY), the TXREGx register is empty and flag bit, TXx1IF (PIR1<4> for USART1, PIR3<4> for


USART2), is set. This interrupt can be enabled/disabled by setting/clearing enable bit, TXxIE (PIE1<4> for USART1, PIE<4> for USART2). Flag bit TXxIF will be set, regardless of the state of enable bit TXxIE and cannot be cleared in software. It will reset only when new data is loaded into the TXREGx register. While flag bit TXIF indicated the status of the TXREGx register, another bit, TRMT (TXSTAx<1>), shows the status of the TSR register. Status bit TRMT is a read only bit, which is set when the TSR register is empty. No interrupt logic is tied to this bit, so the user has to poll this bit in order to determine if the TSR register is empty.

Note 1	: The TSR register is not mapped in data memory, so it is not available to the user.
2	<ol> <li>Flag bit TXIF is set when enable bit TXEN is set.</li> </ol>

To set up an asynchronous transmission:


- 1. Initialize the SPBRGx register for the appropriate baud rate. If a high speed baud rate is desired, set bit BRGH (Section 18.1).
- 2. Enable the asynchronous serial port by clearing bit SYNC and setting bit SPEN.
- 3. If interrupts are desired, set enable bit TXxIE in the appropriate PIE register.
- If 9-bit transmission is desired, set transmit bit TX9. Can be used as address/data bit.
- 5. Enable the transmission by setting bit TXEN, which will also set bit TXxIF.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 7. Load data to the TXREGx register (starts transmission).

**Note:** TXIF is not cleared immediately upon loading data into the transmit buffer TXREG. The flag bit becomes valid in the second instruction cycle following the load instruction.




## FIGURE 18-1: USART TRANSMIT BLOCK DIAGRAM





#### FIGURE 18-3: ASYNCHRONOUS TRANSMISSION (BACK TO BACK)



#### TABLE 18-6: REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other RESETS
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 0000	0000 0000
PIR1	PSPIF	ADIF	RC1IF	TX1IF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE	ADIE	RC1IE	TX1IE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP	ADIP	RC1IP	TX1IP	SSPIP	CCP1IP	TMR2IP	TMR1IP	0111 1111	0111 1111
PIR3			RC2IF	TX2IF	TMR4IF	CCP5IF	CCP4IF	CCP3IF	00 0000	00 0000
PIE3	_	-	RC2IE	TX2IE	TMR4IE	CCP5IE	CCP4IE	CCP3IE	00 0000	00 0000
IPR3	_	-	RC2IP	TX2IP	TMR4IP	CCP5IP	CCP4IP	CCP3IP	11 1111	11 1111
RCSTAx <sup>(1)</sup>	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 000x
TXREGx <sup>(1)</sup>	USART Tran	smit Register							0000 0000	0000 0000
TXSTAx <sup>(1)</sup>	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
SPBRGx <sup>(1)</sup>	Baud Rate G	enerator Reg	gister						0000 0000	0000 0000

Legend: x = unknown, - = unimplemented locations read as '0'. Shaded cells are not used for Asynchronous Transmission. Note 1: Register names generically refer to both of the identically named registers for the two USART modules, where 'x'

indicates the particular module. Bit names and RESET values are identical between modules.

## 18.2.2 USART ASYNCHRONOUS RECEIVER

The USART receiver block diagram is shown in Figure 18-4. The data is received on the pin (RC7/RX1/DT1 or RG2/RX2/DT2) and drives the data recovery block. The data recovery block is actually a high speed shifter operating at 16 times the baud rate, whereas the main receive serial shifter operates at the bit rate or at FOSC. This mode would typically be used in RS-232 systems.

To set up an Asynchronous Reception:

- 1. Initialize the SPBRG register for the appropriate baud rate. If a high speed baud rate is desired, set bit BRGH (Section 18.1).
- 2. Enable the asynchronous serial port by clearing bit SYNC and setting bit SPEN.
- 3. If interrupts are desired, set enable bit RCxIE.
- 4. If 9-bit reception is desired, set bit RX9.
- 5. Enable the reception by setting bit CREN.
- 6. Flag bit RCxIF will be set when reception is complete and an interrupt will be generated if enable bit RCxIE was set.
- 7. Read the RCSTAx register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 8. Read the 8-bit received data by reading the RCREG register.
- 9. If any error occurred, clear the error by clearing enable bit CREN.
- 10. If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

## 18.2.3 SETTING UP 9-BIT MODE WITH ADDRESS DETECT

This mode would typically be used in RS-485 systems. To set up an Asynchronous Reception with Address Detect Enable:

- 1. Initialize the SPBRGx register for the appropriate baud rate. If a high speed baud rate is required, set the BRGH bit.
- 2. Enable the asynchronous serial port by clearing the SYNC bit and setting the SPEN bit.
- 3. If interrupts are required, set the RCEN bit and select the desired priority level with the RCIP bit.
- 4. Set the RX9 bit to enable 9-bit reception.
- 5. Set the ADDEN bit to enable address detect.
- 6. Enable reception by setting the CREN bit.
- 7. The RCxIF bit will be set when reception is complete. The interrupt will be Acknowledged if the RCxIE and GIE bits are set.
- 8. Read the RCSTAx register to determine if any error occurred during reception, as well as read bit 9 of data (if applicable).
- 9. Read RCREGx to determine if the device is being addressed.
- 10. If any error occurred, clear the CREN bit.
- 11. If the device has been addressed, clear the ADDEN bit to allow all received data into the receive buffer and interrupt the CPU.





FIGURE 18-4: USART RECEIVE BLOCK DIAGRAM





#### TABLE 18-7: REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other RESETS
INTCON	GIE/ GIEH	PEIE/ GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INTOIF	RBIF	0000 0000	0000 0000
PIR1	PSPIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	0111 1111	0111 1111
PIR3	—	_	RC2IF	TX2IF	TMR4IF	CCP5IF	CCP4IF	CCP3IF	00 0000	00 0000
PIE3	_		RC2IE	TX2IE	TMR4IE	CCP5IE	CCP4IE	CCP3IE	00 0000	00 0000
IPR3	—	_	RC2IP	TX2IP	TMR4IP	CCP5IP	CCP4IP	CCP3IP	11 1111	11 1111
RCSTAx <sup>(1)</sup>	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 000x
TXREGx <sup>(1)</sup>	USART Rec	eive Regis	ter						0000 0000	0000 0000
TXSTAx <sup>(1)</sup>	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
SPBRGx <sup>(1)</sup>	Baud Rate C	Generator I	Register						0000 0000	0000 0000

Legend: x = unknown, - = unimplemented locations read as '0'. Shaded cells are not used for Asynchronous Reception.

Note 1: Register names generically refer to both of the identically named registers for the two USART modules, where 'x' indicates the particular module. Bit names and RESET values are identical between modules.

## 18.3 USART Synchronous Master Mode

In Synchronous Master mode, the data is transmitted in a half-duplex manner (i.e., transmission and reception do not occur at the same time). When transmitting data, the reception is inhibited and vice versa. Synchronous mode is entered by setting bit SYNC (TXSTAx<4>). In addition, enable bit SPEN (RCSTAx<7>) is set in order to configure the appropriate I/O pins to CK (clock) and DT (data) lines, respectively. The Master mode indicates that the processor transmits the master clock on the CK line. The Master mode is entered by setting bit CSRC (TXSTAx<7>).

## 18.3.1 USART SYNCHRONOUS MASTER TRANSMISSION

The USART transmitter block diagram is shown in Figure 18-1. The heart of the transmitter is the Transmit (serial) Shift Register (TSR). The shift register obtains its data from the read/write transmit buffer register, TXREG. The TXREGx register is loaded with data in software. The TSR register is not loaded until the last bit has been transmitted from the previous load. As soon as the last bit is transmitted, the TSR is loaded with new data from the TXREGX (if available). Once the TXREGx register transfers the data to the TSR register (occurs in one TCYCLE), the TXREGX is empty and interrupt bit TXxIF (PIR1<4> for USART1, PIR3<4> for USART2) is set. The interrupt can be enabled/disabled by setting/clearing enable bit TXxIE (PIE1<4> for

USART1, PIE3<4> for USART2). Flag bit TXxIF will be set, regardless of the state of enable bit TXxIE, and cannot be cleared in software. It will reset only when new data is loaded into the TXREGx register. While flag bit TXxIF indicates the status of the TXREGx register, another bit TRMT (TXSTAx<1>) shows the status of the TSR register. TRMT is a read only bit, which is set when the TSR is empty. No interrupt logic is tied to this bit, so the user has to poll this bit in order to determine if the TSR register is empty. The TSR is not mapped in data memory, so it is not available to the user.

To set up a Synchronous Master Transmission:

- 1. Initialize the SPBRG register for the appropriate baud rate (Section 18.1).
- 2. Enable the synchronous master serial port by setting bits SYNC, SPEN, and CSRC.
- 3. If interrupts are desired, set enable bit TXxIE in the appropriate PIE register.
- 4. If 9-bit transmission is desired, set bit TX9.
- 5. Enable the transmission by setting bit TXEN.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 7. Start transmission by loading data to the TXREGx register.

Note: TXIF is not cleared immediately upon loading data into the transmit buffer TXREG. The flag bit becomes valid in the second instruction cycle following the load instruction.


Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other RESETS
INTCON	GIE/ GIEH	PEIE/ GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 0000	0000 0000
PIR1	PSPIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	0111 1111	0111 1111
PIR3	_	_	RC2IF	TX2IF	TMR4IF	CCP5IF	CCP4IF	CCP3IF	00 0000	00 0000
PIE3		_	RC2IE	TX2IE	TMR4IE	CCP5IE	CCP4IE	CCP3IE	00 0000	00 0000
IPR3		_	RC2IP	TX2IP	TMR4IP	CCP5IP	CCP4IP	CCP3IP	11 1111	11 1111
RCSTAx <sup>(1)</sup>	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 000x
TXREGx <sup>(1)</sup>	USART Tra	ansmit Re	gister						0000 0000	0000 0000
TXSTAx <sup>(1)</sup>	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
SPBRGx <sup>(1)</sup>	Baud Rate	Generato	r Register						0000 0000	0000 0000

## TABLE 18-8: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER TRANSMISSION


Legend: x = unknown, - = unimplemented, read as '0'. Shaded cells are not used for Synchronous Master Transmission.

**Note** 1: Register names generically refer to both of the identically named registers for the two USART modules, where 'x' indicates the particular module. Bit names and RESET values are identical between modules.









#### 18.3.2 USART SYNCHRONOUS MASTER RECEPTION

Once Synchronous mode is selected, reception is enabled by setting either enable bit SREN (RCSTAx<5>), or enable bit CREN (RCSTAx<4>). Data is sampled on the RXx pin (RC7/RX1/DT1 or RG2/RX2/DT2) on the falling edge of the clock. If enable bit SREN is set, only a single word is received. If enable bit CREN is set, the reception is continuous until CREN is cleared. If both bits are set, then CREN takes precedence.

To set up a Synchronous Master Reception:

- 1. Initialize the SPBRGx register for the appropriate baud rate (Section 18.1).
- 2. Enable the synchronous master serial port by setting bits SYNC, SPEN and CSRC.
- 3. Ensure bits CREN and SREN are clear.


- 4. If interrupts are desired, set enable bit RCxIE in the appropriate PIE register.
- 5. If 9-bit reception is desired, set bit RX9.
- 6. If a single reception is required, set bit SREN. For continuous reception, set bit CREN.
- 7. Interrupt flag bit RCxIF will be set when reception is complete and an interrupt will be generated if the enable bit RCxIE was set.
- 8. Read the RCSTAx register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 9. Read the 8-bit received data by reading the RCREGx register.
- 10. If any error occurred, clear the error by clearing bit CREN.
- If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other RESETS
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 0000	0000 0000
PIR1	PSPIF	ADIF	RC1IF	TX1IF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE	ADIE	RC1IE	TX1IE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP	ADIP	RC1IP	TX1IP	SSPIP	CCP1IP	TMR2IP	TMR1IP	0111 1111	0111 1111
PIR3	—	_	RC2IF	TX2IF	TMR4IF	CCP5IF	CCP4IF	CCP3IF	00 0000	00 0000
PIE3	_	-	RC2IE	TX2IE	TMR4IE	CCP5IE	CCP4IE	CCP3IE	00 0000	00 0000
IPR3	_	-	RC2IP	TX2IP	TMR4IP	CCP5IP	CCP4IP	CCP3IP	11 1111	11 1111
RCSTAx <sup>(1)</sup>	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 000x
TXREGx <sup>(1)</sup>	USART Re	ceive Registe	er						0000 0000	0000 0000
TXSTAx <sup>(1)</sup>	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
SPBRGx <sup>(1)</sup>	Baud Rate	Generator Re	egister						0000 0000	0000 0000

## TABLE 18-9: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER RECEPTION

Legend: x = unknown, - = unimplemented, read as '0'. Shaded cells are not used for Synchronous Master Reception.
 Note 1: Register names generically refer to both of the identically named registers for the two USART modules, where 'x' indicates the particular module. Bit names and RESET values are identical between modules.

## FIGURE 18-8: SYNCHRONOUS RECEPTION (MASTER MODE, SREN)



## 18.4 USART Synchronous Slave Mode

Synchronous Slave mode differs from the Master mode in the fact that the shift clock is supplied externally at the TXx pin (RC6/TX1/CK1 or RG1/TX2/CK2), instead of being supplied internally in Master mode. TRISC<6> must be set for this mode. This allows the device to transfer or receive data while in SLEEP mode. Slave mode is entered by clearing bit CSRC (TXSTAx<7>).

#### 18.4.1 USART SYNCHRONOUS SLAVE TRANSMIT

The operation of the Synchronous Master and Slave modes are identical, except in the case of the SLEEP mode.

If two words are written to the TXREG and then the SLEEP instruction is executed, the following will occur:

- a) The first word will immediately transfer to the TSR register and transmit.
- b) The second word will remain in TXREG register.
- c) Flag bit TXxIF will not be set.
- d) When the first word has been shifted out of TSR, the TXREGx register will transfer the second word to the TSR and flag bit TXxIF will now be set.
- e) If enable bit TXxIE is set, the interrupt will wake the chip from SLEEP. If the global interrupt is enabled, the program will branch to the interrupt vector.

To set up a Synchronous Slave Transmission:

- 1. Enable the synchronous slave serial port by setting bits SYNC and SPEN and clearing bit CSRC.
- 2. Clear bits CREN and SREN.
- 3. If interrupts are desired, set enable bit TXxIE.
- 4. If 9-bit transmission is desired, set bit TX9.
- 5. Enable the transmission by setting enable bit TXEN.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 7. Start transmission by loading data to the TXREGx register.
- If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other RESETS
INTCON	GIE/ GIEH	PEIE/ GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INTOIF	RBIF	0000 0000	0000 0000
PIR1	PSPIF	ADIF	RC1IF	TX1IF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE	ADIE	RC1IE	TX1IE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP	ADIP	RC1IP	TX1IP	SSPIP	CCP1IP	TMR2IP	TMR1IP	0111 1111	0111 1111
PIR3	_	—	RC2IF	TX2IF	TMR4IF	CCP5IF	CCP4IF	CCP3IF	00 0000	00 0000
PIE3	_	—	RC2IE	TX2IE	TMR4IE	CCP5IE	CCP4IE	CCP3IE	00 0000	00 0000
IPR3		_	RC2IP	TX2IP	TMR4IP	CCP5IP	CCP4IP	CCP3IP	11 1111	11 1111
RCSTAx <sup>(1)</sup>	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 000x
TXREGx <sup>(1)</sup>	TXREGx <sup>(1)</sup> USART Transmit Register									0000 0000
TXSTAx <sup>(1)</sup>	CSRC	TX9	TXEN	SYNC	_	0000 -010	0000 -010			
SPBRGx <sup>(1)</sup>	Baud Rate		0000 0000	0000 0000						

## TABLE 18-10: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE TRANSMISSION

Legend: x = unknown, - = unimplemented, read as '0'. Shaded cells are not used for Synchronous Slave Transmission.

Note 1: Register names generically refer to both of the identically named registers for the two USART modules, where 'x' indicates the particular module. Bit names and RESET values are identical between modules.

## 18.4.2 USART SYNCHRONOUS SLAVE RECEPTION

The operation of the Synchronous Master and Slave modes is identical, except in the case of the SLEEP mode and bit SREN, which is a "don't care" in Slave mode.

If receive is enabled by setting bit CREN prior to the SLEEP instruction, then a word may be received during SLEEP. On completely receiving the word, the RSR register will transfer the data to the RCREG register, and if enable bit RCIE bit is set, the interrupt generated will wake the chip from SLEEP. If the global interrupt is enabled, the program will branch to the interrupt vector.

To set up a Synchronous Slave Reception:

- Enable the synchronous master serial port by setting bits SYNC and SPEN and clearing bit CSRC.
- 2. If interrupts are desired, set enable bit RCxIE.
- 3. If 9-bit reception is desired, set bit RX9.
- 4. To enable reception, set enable bit CREN.
- 5. Flag bit RCxIF will be set when reception is complete. An interrupt will be generated if enable bit RCxIE was set.
- 6. Read the RCSTAx register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 7. Read the 8-bit received data by reading the RCREGx register.
- 8. If any error occurred, clear the error by clearing bit CREN.
- If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other RESETS
INTCON	GIE/ GIEH	PEIE/ GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 0000	0000 0000
PIR1	PSPIF	ADIF	RC1IF	TX1IF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE	ADIE	RC1IE	TX1IE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP	ADIP	RC1IP	TX1IP	SSPIP	CCP1IP	TMR2IP	TMR1IP	0111 1111	0111 1111
PIR3	_	_	RC2IF	TX2IF	TMR4IF	CCP5IF	CCP4IF	CCP3IF	00 0000	00 0000
PIE3	_		RC2IE	TX2IE	TMR4IE	CCP5IE	CCP4IE	CCP3IE	00 0000	00 0000
IPR3	_	_	RC2IP	TX2IP	TMR4IP	CCP5IP	CCP4IP	CCP3IP	11 1111	11 1111
RCSTAx <sup>(1)</sup>	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 000x
TXREGx <sup>(1)</sup>	USART Receive Register									0000 0000
TXSTAx <sup>(1)</sup>	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
SPBRGx <sup>(1)</sup>	Baud Rate	0000 0000	0000 0000							

TABLE 18-11: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE RECEPTION

Legend: x = unknown, - = unimplemented, read as '0'. Shaded cells are not used for Synchronous Slave Reception.

Note 1: Register names generically refer to both of the identically named registers for the two USART modules, where 'x' indicates the particular module. Bit names and RESET values are identical between modules.

## 19.0 10-BIT ANALOG-TO-DIGITAL CONVERTER (A/D) MODULE

The analog-to-digital (A/D) converter module has 12 inputs for the PIC18F6X20 devices and 16 for the PIC18F8X20 devices. This module allows conversion of an analog input signal to a corresponding 10-bit digital number.

The module has five registers:

- A/D Result High Register (ADRESH)
- A/D Result Low Register (ADRESL)
- A/D Control Register 0 (ADCON0)
- A/D Control Register 1 ((ADCON1)
- A/D Control Register 2 ((ADCON2)

The ADCON0 register, shown in Register 19-1, controls the operation of the A/D module. The ADCON1 register, shown in Register 19-2, configures the functions of the port pins. The ADCON2 register, shown in Register 19-3, configures the A/D clock source and justification.

## REGISTER 19-1: ADCON0 REGISTER

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	_	CHS3	CHS2	CHS1	CHS0	GO/DONE	ADON
bit 7							bit 0

- bit 7-6 Unimplemented: Read as '0'
- bit 5-2 CHS3:CHS0: Analog Channel Select bits

CH33.CH30. Analog Channe
0000 = Channel 0 (AN0)
0001 = Channel 1 (AN1)
0010 = Channel 2 (AN2)
0011 = Channel 3 (AN3)
0100 = Channel 4 (AN4)
0101 = Channel 5 (AN5)
0110 = Channel 6 (AN6)
0111 = Channel 7 (AN7)
1000 = Channel 8 (AN8)
1001 = Channel 9 (AN9)
1010 = Channel 10 (AN10)
1011 = Channel 11 (AN11)
1100 = Channel 12 (AN12) <sup>(1)</sup>
1101 = Channel 13 (AN13) <sup>(1)</sup>
1110 = Channel 14 (AN14) <sup>(1)</sup>

1111 = Channel 15 (AN15)<sup>(1)</sup>

Note 1: These channels are not available on the PIC18F6X20 (64-pin) devices.

bit 1 GO/DONE: A/D Conversion Status bit

- When ADON = 1:
- 1 = A/D conversion in progress (setting this bit starts the A/D conversion, which is automatically cleared by hardware when the A/D conversion is complete)
- 0 = A/D conversion not in progress

#### bit 0 ADON: A/D On bit

- 1 = A/D converter module is enabled
- 0 = A/D converter module is disabled

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

## PIC18FXX20

## **REGISTER 19-2: ADCON1 REGISTER**

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0
bit 7							bit 0

#### bit 7-6 Unimplemented: Read as '0'

## bit 5-4 VCFG1:VCFG0: Voltage Reference Configuration bits:

VCFG1 VCFG0	A/D VREF+	A/D VREF-				
00	AVDD	AVss				
01	External VREF+	AVss				
10	AVDD	External VREF-				
11	External VREF+	External VREF-				

bit 3-0 **PCFG3:PCFG0:** A/D Port Configuration Control bits:

PCFG3 PCFG0	AN15	AN14	AN13	AN12	AN11	AN10	AN9	AN8	AN7	AN6	AN5	AN4	AN3	AN2	AN1	ANO
0000	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α
0001	D	D	А	Α	Α	А	А	А	А	Α	Α	А	Α	Α	А	Α
0010	D	D	D	Α	Α	А	А	А	А	Α	Α	А	Α	Α	А	Α
0011	D	D	D	D	Α	А	А	А	А	Α	Α	А	Α	Α	А	Α
0100	D	D	D	D	D	Α	А	А	А	Α	Α	А	А	Α	А	Α
0101	D	D	D	D	D	D	А	А	А	Α	Α	А	А	Α	А	Α
0110	D	D	D	D	D	D	D	Α	Α	Α	Α	Α	Α	А	Α	Α
0111	D	D	D	D	D	D	D	D	А	Α	Α	А	А	Α	А	Α
1000	D	D	D	D	D	D	D	D	D	Α	Α	А	А	Α	А	Α
1001	D	D	D	D	D	D	D	D	D	D	А	А	А	А	А	Α
1010	D	D	D	D	D	D	D	D	D	D	D	А	А	Α	А	Α
1011	D	D	D	D	D	D	D	D	D	D	D	D	А	Α	А	Α
1100	D	D	D	D	D	D	D	D	D	D	D	D	D	А	Α	Α
1101	D	D	D	D	D	D	D	D	D	D	D	D	D	D	Α	Α
1110	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	Α
1111	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D

A = Analog input D = Digital I/O

Note: Shaded cells indicate A/D channels available only on PIC18F8X20 devices.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	l bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### **REGISTER 19-3: ADCON2 REGISTER**

bit 7

bit 6-3 bit 2-0

R/W-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
ADFM		_	_	—	ADCS2	ADCS1	ADCS
bit 7							bi
ADFM: A/D	O Result For	mat Select b	oit				
1 = Right ju							
0 = Left jus	stified						
Unimplem	ented: Read	d as '0'					
ADCS1:AD	DCS0: A/D C	Conversion C	lock Select	bits			
000 <b>=</b> Fos	c/2						
001 = Fos	c/8						
010 = Fos	c/32						
	(clock derive	ed from an F	RC oscillator	. = 1 MHz m	ax)		
100 <b>= Fos</b>							
101 <b>= Fos</b>							
110 <b>= Fos</b>							
111 <b>=</b> Frc	(clock derive	ed from an F	RC oscillator	. = 1 MHz m	ax)		

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

The analog reference voltage is software selectable to either the device's positive and negative supply voltage (VDD and Vss), or the voltage level on the RA3/AN3/VREF+ pin and RA2/AN2/VREF- pin.


The A/D converter has a unique feature of being able to operate while the device is in SLEEP mode. To operate in SLEEP, the A/D conversion clock must be derived from the A/D's internal RC oscillator.

The output of the sample and hold is the input into the converter, which generates the result via successive approximation.



A device RESET forces all registers to their RESET state. This forces the A/D module to be turned off and any conversion is aborted.


Each port pin associated with the A/D converter can be configured as an analog input (RA3 can also be a voltage reference), or as a digital I/O. The ADRESH and ADRESL registers contain the result of the A/D conversion. When the A/D conversion is complete, the result is loaded into the ADRESH/ADRESL registers, the GO/DONE bit (ADCON0 register) is cleared, and A/D interrupt flag bit, ADIF, is set. The block diagram of the A/D module is shown in Figure 19-1.



The value in the ADRESH/ADRESL registers is not modified for a Power-on Reset. The ADRESH/ADRESL registers will contain unknown data after a Power-on Reset.

After the A/D module has been configured as desired, the selected channel must be acquired before the conversion is started. The analog input channels must have their corresponding TRIS bits selected as an input. To determine acquisition time, see Section 19.1. After this acquisition time has elapsed, the A/D conversion can be started. The following steps should be followed to do an A/D conversion:

- 1. Configure the A/D module:
  - Configure analog pins, voltage reference and digital I/O (ADCON1)
  - Select A/D input channel (ADCON0)
  - Select A/D conversion clock (ADCON2)
  - Turn on A/D module (ADCON0)
- 2. Configure A/D interrupt (if desired):
  - · Clear ADIF bit
  - Set ADIE bit
  - · Set GIE bit
- 3. Wait the required acquisition time.
- 4. Start conversion:
  - Set GO/DONE bit (ADCON0 register)
- 5. Wait for A/D conversion to complete, by either:
  Polling for the GO/DONE bit to be cleared OR
  - Waiting for the A/D interrupt
- 6. Read A/D Result registers (ADRESH:ADRESL); clear bit ADIF, if required.
- 7. For next conversion, go to step 1 or step 2, as required. The A/D conversion time per bit is defined as TAD. A minimum wait of 2 TAD is required before next acquisition starts.



### **19.1** A/D Acquisition Requirements

For the A/D converter to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The analog input model is shown in Figure 19-2. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD). The source impedance affects the offset voltage at the analog input (due to pin leakage current). The maximum recommended impedance for analog sources is 2.5 k $\Omega$ . After the analog input channel is selected (changed), this acquisition must be done before the conversion can be started.

**Note:** When the conversion is started, the holding capacitor is disconnected from the input pin. To calculate the minimum acquisition time, Equation 19-1 may be used. This equation assumes that 1/2 LSb error is used (1024 steps for the A/D). The 1/2 LSb error is the maximum error allowed for the A/D to meet its specified resolution.

Example 19-1 shows the calculation of the minimum required acquisition time, TACQ. This calculation is based on the following application system assumptions:

CHOLD	=	120 pF
Rs	=	2.5 kΩ
Conversion Error	$\leq$	1/2 LSb
Vdd	=	$5V \rightarrow Rss = 7 \ k\Omega$
Temperature	=	50°C (system max.)
VHOLD	=	0V @ time = 0

#### EQUATION 19-1: ACQUISITION TIME

TACQ	=	Amplifier Settling Time + Holding Capacitor Charging Time + Temperature Coefficient
	=	TAMP + TC + TCOFF

#### EQUATION 19-2: A/D MINIMUM CHARGING TIME

VHOLD =  $(VREF - (VREF/2048)) \cdot (1 - e^{(-Tc/CHOLD(RIC + RSS + RS))})$ or TC =  $-(120 \text{ pF})(1 \text{ k}\Omega + \text{Rss} + \text{Rs}) \ln(1/2047)$ 

### EXAMPLE 19-1: CALCULATING THE MINIMUM REQUIRED ACQUISITION TIME

TACQ	=	TAMP + TC + TCOFF
Tempera	ature c	coefficient is only required for temperatures $> 25^{\circ}$ C.
TACQ	=	$2 \mu s + TC + [(Temp - 25^{\circ}C)(0.05 \mu s/^{\circ}C)]$
Тс	=	-CHOLD (RIC + RSS + RS) $\ln(1/2047)$ -120 pF (1 k $\Omega$ + 7 k $\Omega$ + 2.5 k $\Omega$ ) $\ln(0.0004885)$ -120 pF (10.5 k $\Omega$ ) $\ln(0.0004885)$ -1.26 $\mu$ s (-7.6241) 9.61 $\mu$ s
TACQ	=	2 μs + 9.61 μs + [(50°C – 25°C)(0.05 μs/°C)] 11.61 μs + 1.25 μs 12.86 μs

### 19.2 Selecting the A/D Conversion Clock

The A/D conversion time per bit is defined as TAD. The A/D conversion requires 12 TAD per 10-bit conversion. The source of the A/D conversion clock is software selectable. There are seven possible options for TAD:

- 2 Tosc
- 4 Tosc
- 8 Tosc
- 16 Tosc
- 32 Tosc
- 64 Tosc
- · Internal RC oscillator

For correct A/D conversions, the A/D conversion clock (TAD) must be selected to ensure a minimum TAD time of 1.6  $\mu$ s.

Table 19-1 shows the resultant TAD times derived from the device operating frequencies and the A/D clock source selected.

# 19.3 Configuring Analog Port Pins

The ADCON1, TRISA, TRISF and TRISH registers control the operation of the A/D port pins. The port pins needed as analog inputs must have their corresponding TRIS bits set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) will be converted.

The A/D operation is independent of the state of the CHS3:CHS0 bits and the TRIS bits.

- Note 1: When reading the port register, all pins configured as analog input channels will read as cleared (a low level). Pins configured as digital inputs will convert an analog input. Analog levels on a digitally configured input will not affect the conversion accuracy.
  - Analog levels on any pin defined as a digital input may cause the input buffer to consume current out of the device's specification limits.

### TABLE 19-1: TAD VS. DEVICE OPERATING FREQUENCIES

AD Clock S	ource (TAD)	Maximum Device Frequency			
Operation	ADCS2:ADCS0	PIC18FXX20	PIC18LFXX20		
2 Tosc	000	1.25 MHz	666 kHz		
4 Tosc	100	2.50 MHz	1.33 MHz		
8 Tosc	001	5.00 MHz	2.67 MHz		
16 Tosc	101	10.0 MHz	5.33 MHz		
32 Tosc	010	20.0 MHz	10.67 MHz		
64 Tosc	110	40.0 MHz	21.33 MHz		
RC	x11	—	—		

# 19.4 A/D Conversions

Figure 19-3 shows the operation of the A/D converter after the GO bit has been set. Clearing the GO/DONE bit during a conversion will abort the current conversion. The A/D result register pair will NOT be updated with the partially completed A/D conversion sample. That is, the ADRESH:ADRESL registers will continue to contain the value of the last completed conversion (or the last value written to the ADRESH:ADRESL registers). After the A/D conversion is aborted, a 2 TAD wait is required before the next acquisition is started. After this 2 TAD wait, acquisition on the selected channel is automatically started.

**Note:** The GO/DONE bit should **NOT** be set in the same instruction that turns on the A/D.

## 19.5 Use of the CCP2 Trigger

An A/D conversion can be started by the "special event trigger" of the CCP2 module. This requires that the CCP2M3:CCP2M0 bits (CCP2CON<3:0>) be programmed as 1011 and that the A/D module is enabled (ADON bit is set). When the trigger occurs, the GO/DONE bit will be set, starting the A/D conversion, and the Timer1 (or Timer3) counter will be reset to zero. Timer1 (or Timer3) is reset to automatically repeat the A/D acquisition period with minimal software overhead (moving ADRESH/ADRESL to the desired location). The appropriate analog input channel must be selected and the minimum acquisition done before the "special event trigger" sets the GO/DONE bit (starts a conversion).

If the A/D module is not enabled (ADON is cleared), the "special event trigger" will be ignored by the A/D module, but will still reset the Timer1 (or Timer3) counter.

## FIGURE 19-3: A/D CONVERSION TAD CYCLES

TCY - TAD	TAD1	TAD2	TAD3	TAD4	TAD5	TAD6	TAD7	TAD8	TAD9	TAD10	TAD11	
	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0	b0	
0	Conver	sion St	arts									
Holding	g capa	citor is	discon	nected	from a	inalog i	nput (t	ypically	/ 100 n	s)		
				F								
Set GO	bit			¥								
				Ne	xt Q4:					,	) bit is cl	,
						ADIF I	oit is se	et, hold	ing cap	bacitor	is conne	ected to analog in

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other RESETS
INTCON	GIE/ GIEH	PEIE/ GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 0000	0000 0000
PIR1	PSPIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	0111 1111	0111 1111
PIR2	_	CMIF	_	—	BCLIF	LVDIF	TMR3IF	CCP2IF	-0 0000	-0 0000
PIE2	_	CMIE	_	—	BCLIE	LVDIE	TMR3IE	CCP2IE	-0 0000	-0 0000
IPR2	—	CMIP		_	BCLIP	LVDIP	TMR3IP	CCP2IP	-0 0000	-0 0000
ADRESH	A/D Resul	t Register I	High Byte						xxxx xxxx	uuuu uuuu
ADRESL	A/D Resul	t Register l	_ow Byte						xxxx xxxx	uuuu uuuu
ADCON0	_	_	CHS3	CHS3	CHS1	CHS0	GO/DONE	ADON	00 0000	00 0000
ADCON1	—	—	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0	00 0000	00 0000
ADCON2	ADFM	_	_	_	_	ADCS2	ADCS1	ADCS0	0000	0000
PORTA	—	RA6	RA5	RA4	RA3	RA2	RA1	RA0	0x 0000	0u 0000
TRISA	_	PORTA D	ata Directio	on Registe	r				11 1111	11 1111
PORTF	RF7	RF6	RF5	RF4	RF3	RF2	RF1	RF0	x000 0000	u000 0000
LATF	LATF7	LATF6	LATF5	LATF4	LATF3	LATF2	LATF1	LATF0	xxxx xxxx	uuuu uuuu
TRISF	PORTF Da	ita Directio	n Control R	egister					1111 1111	1111 1111
PORTH <sup>(1)</sup>	RH7	RH6	RH5	RH4	RH3	RH2	RH1	RH0	0000 xxxx	0000 xxxx
LATH <sup>(1)</sup>	LATH7	LATH6	LATH5	LATH4	LATH3	LATH2	LATH1	LATH0	xxxx xxxx	uuuu uuuu
TRISH <sup>(1)</sup>	PORTH Da	ata Directio	n Control R	legister					1111 1111	1111 1111

TABLE 19-2: SUMMARY OF A/D REGISTERS

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used for A/D conversion.

**Note 1:** Only available on PIC18F8X20 devices.

NOTES:

# 20.0 COMPARATOR MODULE

The comparator module contains two analog comparators. The inputs to the comparators are multiplexed with the RF1 through RF6 pins. The on-chip Voltage Reference (Section 21.0) can also be an input to the comparators.

#### REGISTER 20-1: CMCON REGISTER

The CMCON register, shown as Register 20-1, controls the comparator input and output multiplexers. A block diagram of the various comparator configurations is shown in Figure 20-1.


	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	C2OUT	C1OUT	C2INV	C1INV	CIS	CM2	CM1	CM0
	bit 7	01001	021111	01111	010	OWIZ		bit 0
bit 7	C2OUT: Co	omparator 2	Output bit					
	When C2IN	<b>IV =</b> 0:						
	1 = C2 VIN							
	0 = C2 VIN							
	When C2IN	<u>av = ⊥:</u> + < C2 VIN-						
		+ < C2 VIN- + > C2 VIN-						
bit 6		omparator 1	Output bit					
Sit 0	When C1IN	•	output bit					
		+ > C1 VIN-						
	-	+ < C1 VIN-						
	When C1IN	IV = 1:						
		+ < C1 VIN-						
		+ > C1 VIN-						
bit 5		-	Output Inver	sion bit				
		out inverted out not inver	ted					
bit 4			Output Inver	sion bit				
	1 = C1 Out	put inverted						
	0 = C1 Out	put not inve	rted					
bit 3	CIS: Comp	arator Input	Switch bit					
	When CM2	2:CM0 = 110	<u>):</u>					
	-		o RF5/AN10					
		connects to						
		<ul> <li>connects to</li> <li>connects to</li> </ul>	0 RF6/AN11 0 RF4/AN9					
bit 2		Comparato						
				r modes and	CM2:CM0	bit settings		
	Legend:							
	R = Reada	ble bit	W = W	/ritable bit	U = Unin	nplemented	bit, read as	'0'

Legenu.			
R = Readable bit	W = Writable bit	U = Unimplemented bit, re	ead as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared x =	Bit is unknown

### 20.1 Comparator Configuration

There are eight modes of operation for the comparators. The CMCON register is used to select these modes. Figure 20-1 shows the eight possible modes. The TRISF register controls the data direction of the comparator pins for each mode. If the Comparator mode is changed, the comparator output level may not be valid for the specified mode change delay shown in Electrical Specifications (Section 26.0).

**Note:** Comparator interrupts should be disabled during a Comparator mode change. Otherwise, a false interrupt may occur.



# 20.2 Comparator Operation

A single comparator is shown in Figure 20-2, along with the relationship between the analog input levels and the digital output. When the analog input at VIN+ is less than the analog input VIN-, the output of the comparator is a digital low level. When the analog input at VIN+ is greater than the analog input VIN-, the output of the comparator is a digital high level. The shaded areas of the output of the comparator in Figure 20-2 represent the uncertainty, due to input offsets and response time.

## 20.3 Comparator Reference

An external or internal reference signal may be used, depending on the comparator operating mode. The analog signal present at VIN- is compared to the signal at VIN+, and the digital output of the comparator is adjusted accordingly (Figure 20-2).




FIGURE 20-2: SINGLE COMPARATOR

### 20.3.1 EXTERNAL REFERENCE SIGNAL

When external voltage references are used, the comparator module can be configured to have the comparators operate from the same, or different reference sources. However, threshold detector applications may require the same reference. The reference signal must be between Vss and VDD, and can be applied to either pin of the comparator(s).

### 20.3.2 INTERNAL REFERENCE SIGNAL

The comparator module also allows the selection of an internally generated voltage reference for the comparators. Section 21.0 contains a detailed description of the Comparator Voltage Reference Module that provides this signal. The internal reference signal is used when comparators are in mode CM<2:0> = 110 (Figure 20-1). In this mode, the internal voltage reference is applied to the VIN+ pin of both comparators.

## 20.4 Comparator Response Time

Response time is the minimum time, after selecting a new reference voltage or input source, before the comparator output has a valid level. If the internal reference is changed, the maximum delay of the internal voltage reference must be considered when using the comparator outputs. Otherwise, the maximum delay of the comparators should be used (Section 26.0).

# 20.5 Comparator Outputs


The comparator outputs are read through the CMCON Register. These bits are read only. The comparator outputs may also be directly output to the RF1 and RF2 I/O pins. When enabled, multiplexors in the output path of the RF1 and RF2 pins will switch and the output of each pin will be the unsynchronized output of the comparator. The uncertainty of each of the comparators is related to the input offset voltage and the response time given in the specifications. Figure 20-3 shows the comparator output block diagram.

The TRISA bits will still function as an output enable/disable for the RF1 and RF2 pins while in this mode.

The polarity of the comparator outputs can be changed using the C2INV and C1INV bits (CMCON<4:5>).

- Note 1: When reading the PORT register, all pins configured as analog inputs will read as a '0'. Pins configured as digital inputs will convert an analog input, according to the Schmitt Trigger input specification.
  - 2: Analog levels on any pin defined as a digital input, may cause the input buffer to consume more current than is specified.






## 20.6 Comparator Interrupts

The comparator interrupt flag is set whenever there is a change in the output value of either comparator. Software will need to maintain information about the status of the output bits, as read from CMCON<7:6>, to determine the actual change that occurred. The CMIF bit (PIR registers) is the comparator interrupt flag. The CMIF bit must be reset by clearing '0'. Since it is also possible to write a '1' to this register, a simulated interrupt may be initiated.

The CMIE bit (PIE registers) and the PEIE bit (INTCON register) must be set to enable the interrupt. In addition, the GIE bit must also be set. If any of these bits are clear, the interrupt is not enabled, though the CMIF bit will still be set if an interrupt condition occurs.



The user, in the Interrupt Service Routine, can clear the interrupt in the following manner:

- a) Any read or write of CMCON will end the mismatch condition.
- b) Clear flag bit CMIF.

A mismatch condition will continue to set flag bit CMIF. Reading CMCON will end the mismatch condition, and allow flag bit CMIF to be cleared.

# 20.7 Comparator Operation During SLEEP

When a comparator is active and the device is placed in SLEEP mode, the comparator remains active and the interrupt is functional, if enabled. This interrupt will wake-up the device from SLEEP mode, when enabled. While the comparator is powered up, higher SLEEP currents than shown in the power-down current specification will occur. Each operational comparator will consume additional current, as shown in the comparator specifications. To minimize power consumption while in SLEEP mode, turn off the comparators, CM<2:0> = 111, before entering SLEEP. If the device wakes up from SLEEP, the contents of the CMCON register are not affected.

## 20.8 Effects of a RESET

A device RESET forces the CMCON register to its RESET state, causing the comparator module to be in the comparator RESET mode, CM<2:0> = 000. This ensures that all potential inputs are analog inputs. Device current is minimized when analog inputs are present at RESET time. The comparators will be powered down during the RESET interval.

# 20.9 Analog Input Connection Considerations

A simplified circuit for an analog input is shown in Figure 20-4. Since the analog pins are connected to a digital output, they have reverse biased diodes to VDD and Vss. The analog input, therefore, must be between Vss and VDD. If the input voltage deviates from this range by more than 0.6V in either direction, one of the diodes is forward biased and a latchup condition may occur. A maximum source impedance of 10 k $\Omega$  is recommended for the analog sources. Any external component connected to an analog input pin, such as a capacitor or a Zener diode, should have very little leakage current.




FIGURE 20-4: COMPARATOR ANALOG INPUT MODEL

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR	Value on all other RESETS
CMCON	C2OUT	C10UT	C2INV	C1INV	CIS	CM2	CM1	CM0	0000 0000	0000 0000
CVRCON	CVREN	CVROE	CVRR	CVRSS	CVR3	CVR2	CVR1	CVR0	0000 0000	0000 0000
INTCON	GIE/ GIEH	PEIE/ GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INTOIF	RBIF	0000 0000	0000 0000
PIR2	_	CMIF	_	_	BCLIF	LVDIF	TMR3IF	CCP2IF	-0 0000	-0 0000
PIE2	—	CMIE		—	BCLIE	LVDIE	TMR3IE	CCP2IE	-0 0000	-0 0000
IPR2	_	CMIP	_	_	BCLIP	LVDIP	TMR3IP	CCP2IP	-1 1111	-1 1111
PORTF	RF7	RF6	RF5	RF4	RF3	RF2	RF1	RF0	x000 0000	u000 0000
LATF	LATF7	LATF6	LATF5	LATF4	LATF3	LATF2	LATF1	LATF0	xxxx xxxx	uuuu uuuu
TRISF	TRISF7	TRISF6	TRISF5	TRISF4	TRISF3	TRISF2	TRISF1	TRISF0	1111 1111	1111 1111

### TABLE 20-1: REGISTERS ASSOCIATED WITH COMPARATOR MODULE

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'.

Shaded cells are unused by the comparator module.

# 21.0 COMPARATOR VOLTAGE REFERENCE MODULE

The Comparator Voltage Reference is a 16-tap resistor ladder network that provides a selectable voltage reference. The resistor ladder is segmented to provide two ranges of CVREF values and has a power-down function to conserve power when the reference is not being used. The CVRCON register controls the operation of the reference as shown in Register 21-1. The block diagram is given in Figure 21-1.

The comparator reference supply voltage can come from either VDD or VSS, or the external VREF+ and VREF- that are multiplexed with RA3 and RA2. The comparator reference supply voltage is controlled by the CVRSS bit.

Note:	In order to select external VREF+ and VREF-
	supply voltages, the Voltage Reference
	Configuration bits (VCFG1:VCFG0) of the
	ADCON1 register must be set appropriately.

# 21.1 Configuring the Comparator Voltage Reference

The Comparator Voltage Reference can output 16 distinct voltage levels for each range. The equations used to calculate the output of the Comparator Voltage Reference are as follows:


<u>If CVRR = 1:</u> CVREF= (CVR<3:0>/24) x CVRSRC If CVRR = 0:

 $\overline{\text{CVREF}} = (CVDD \times 1/4) + (CVR < 3:0 > /32) \times CVRSRC$ 

The settling time of the Comparator Voltage Reference must be considered when changing the CVREF output (Section 26.0).

	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
	CVREN	CVROE	CVRR	CVRSS	CVR3	CVR2	CVR1	CVR0				
	bit 7							bit 0				
bit 7		-	-	rence Enab	e bit							
		circuit powe circuit powe										
bit 6	CVROE: C	omparator \	/REF Output	Enable bit <sup>(1</sup>	)							
	<ul> <li>1 = CVREF voltage level is also output on the RF5/AN10/CVREF pin</li> <li>0 = CVREF voltage is disconnected from the RF5/AN10/CVREF pin</li> </ul>											
bit 5	CVRR: Comparator VREF Range Selection bit											
	1 = 0.00 CVRsRc to 0.75 CVRsRc, with CVRsRc/24 step size 0 = 0.25 CVRsRc to 0.75 CVRsRc, with CVRsRc/32 step size											
bit 4	CVRSS: Comparator VREF Source Selection bit <sup>(2)</sup>											
				CVRSRC = V CVRSRC = V		-						
bit 3-0	CVR3:CVF	RO: Compara	ator VREF Va	alue Selectio	on bits ( $0 \le 1$	/R3:VR0 ≤ 1	15)					
	When CVR											
		CVR<3:0>/ 2	24) • (CVRSF	RC)								
	When CVR CVREF = 1/		c) + (CVR3:	CVR0/ 32) •	(CVRSRC)							
	Note 1:	If enabled f to '1'.	or output, R	F5 must also	be configur	ed as an inp	out by setting	TRISF<5>				
	2: In order to select external VREF+ and VREF- supply voltages, the Voltage Refer- ence Configuration bits (VCFG1:VCFG0) of the ADCON1 register must be set appropriately.											
	Legend:											
	R = Reada	ble bit	W = W	ritable bit	U = Unin	plemented	bit, read as	'0'				
	- n = Value	at POR	'1' = B	it is set	'0' = Bit i	s cleared	x = Bit is u	nknown				





## 21.2 Voltage Reference Accuracy/Error

The full range of voltage reference cannot be realized due to the construction of the module. The transistors on the top and bottom of the resistor ladder network (Figure 21-1) keep CVREF from approaching the reference source rails. The voltage reference is derived from the reference source; therefore, the CVREF output changes with fluctuations in that source. The tested absolute accuracy of the voltage reference can be found in Section 26.0.

## 21.3 Operation During SLEEP

When the device wakes up from SLEEP through an interrupt or a Watchdog Timer time-out, the contents of the CVRCON register are not affected. To minimize current consumption in SLEEP mode, the voltage reference should be disabled.

## 21.4 Effects of a RESET


A device RESET disables the voltage reference by clearing bit CVREN (CVRCON<7>). This RESET also disconnects the reference from the RA2 pin by clearing bit CVROE (CVRCON<6>) and selects the high voltage range by clearing bit CVRR (CVRCON<5>). The VRSS value select bits, CVRCON<3:0>, are also cleared.

### 21.5 Connection Considerations

The voltage reference module operates independently of the comparator module. The output of the reference generator may be connected to the RF5 pin if the TRISF<5> bit is set and the CVROE bit is set. Enabling the voltage reference output onto the RF5 pin, with an input signal present, will increase current consumption. Connecting RF5 as a digital output with VRSS enabled will also increase current consumption.

The RF5 pin can be used as a simple D/A output with limited drive capability. Due to the limited current drive capability, a buffer must be used on the voltage reference output for external connections to VREF. Figure 21-2 shows an example buffering technique.

#### FIGURE 21-2: VOLTAGE REFERENCE OUTPUT BUFFER EXAMPLE



### TABLE 21-1: REGISTERS ASSOCIATED WITH COMPARATOR VOLTAGE REFERENCE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR	Value on all other RESETS
CVRCON	CVREN	CVROE	CVRR	CVRSS	CVR3	CVR2	CVR1	CVR0	0000 0000	0000 0000
CMCON	C2OUT	C1OUT	C2INV	C1INV	CIS	CM2	CM1	CM0	0000 0000	0000 0000
TRISF	TRISF7	TRISF6	TRISF5	TRISF4	TRISF3	TRISF2	TRISF1	TRISF0	1111 1111	1111 1111

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used with the comparator voltage reference.


NOTES:

# 22.0 LOW VOLTAGE DETECT

In many applications, the ability to determine if the device voltage (VDD) is below a specified voltage level is a desirable feature. A window of operation for the application can be created, where the application software can do "housekeeping tasks" before the device voltage exits the valid operating range. This can be done using the Low Voltage Detect module.

This module is a software programmable circuitry, where a device voltage trip point can be specified. When the voltage of the device becomes lower then the specified point, an interrupt flag is set. If the interrupt is enabled, the program execution will branch to the interrupt vector address and the software can then respond to that interrupt source. The Low Voltage Detect circuitry is completely under software control. This allows the circuitry to be "turned off" by the software, which minimizes the current consumption for the device.

Figure 22-1 shows a possible application voltage curve (typically for batteries). Over time, the device voltage decreases. When the device voltage equals voltage VA, the LVD logic generates an interrupt. This occurs at time TA. The application software then has the time, until the device voltage is no longer in valid operating range, to shut-down the system. Voltage point VB is the minimum valid operating voltage specification. This occurs at time TB. The difference TB – TA is the total time for shutdown.




### FIGURE 22-1: TYPICAL LOW VOLTAGE DETECT APPLICATION

The block diagram for the LVD module is shown in Figure 22-2. A comparator uses an internally generated reference voltage as the set point. When the selected tap output of the device voltage crosses the set point (is lower than), the LVDIF bit is set.

Each node in the resistor divider represents a "trip point" voltage. The "trip point" voltage is the minimum supply voltage level at which the device can operate before the LVD module asserts an interrupt. When the supply voltage is equal to the trip point, the voltage tapped off of the resistor array is equal to the 1.2V internal reference voltage generated by the voltage reference module. The comparator then generates an interrupt signal setting the LVDIF bit. This voltage is software programmable to any one of 16 values (see Figure 22-2). The trip point is selected by programming the LVDL3:LVDL0 bits (LVDCON<3:0>).

#### FIGURE 22-2: LOW VOLTAGE DETECT (LVD) BLOCK DIAGRAM



The LVD module has an additional feature that allows the user to supply the trip voltage to the module from an external source. This mode is enabled when bits LVDL3:LVDL0 are set to '1111'. In this state, the comparator input is multiplexed from the external input pin, LVDIN (Figure 22-3). This gives users flexibility, because it allows them to configure the Low Voltage Detect interrupt to occur at any voltage in the valid operating range.




FIGURE 22-3: LOW VOLTAGE DETECT (LVD) WITH EXTERNAL INPUT BLOCK DIAGRAM

## 22.1 Control Register

The Low Voltage Detect Control register controls the operation of the Low Voltage Detect circuitry.

#### REGISTER 22-1: LVDCON REGISTER

U-0	U-0	R-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-1
_	_	IRVST	LVDEN	LVDL3	LVDL2	LVDL1	LVDL0
bit 7							bit 0

#### bit 7-6 Unimplemented: Read as '0'

bit 5 IRVST: Internal Reference Voltage Stable Flag bit

- 1 = Indicates that the Low Voltage Detect logic will generate the interrupt flag at the specified voltage range
- Indicates that the Low Voltage Detect logic will not generate the interrupt flag at the specified voltage range and the LVD interrupt should not be enabled

bit 4 LVDEN: Low Voltage Detect Power Enable bit

1 = Enables LVD, powers up LVD circuit

0 = Disables LVD, powers down LVD circuit

bit 3-0 **LVDL3:LVDL0:** Low Voltage Detection Limit bits 1111 = External analog input is used (input comes from the LVDIN pin) 1110 = 4.5V - 4.77V 1101 = 4.2V - 4.45V 1100 = 4.0V - 4.24V

- 1100 = 4.0V 4.24V
- 1011 = 3.8V 4.03V
- 1010 = 3.6V 3.82V
- 1001 = 3.5V 3.71V
- 1000 = 3.3V 3.50V
- 0111 = 3.0V 3.18V
- 0110 = 2.8V 2.97V
- 0101 = 2.7V 2.86V
- 0100 = 2.5V 2.65V
- 0011 = 2.4V 2.54V
- 0010 = 2.2V 2.33V
- 0001 = 2.0V 2.12V
- 0000 = Reserved
- **Note:** LVDL3:LVDL0 modes, which result in a trip point below the valid operating voltage of the device, are not tested.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

## 22.2 Operation


Depending on the power source for the device voltage, the voltage normally decreases relatively slowly. This means that the LVD module does not need to be constantly operating. To decrease the current requirements, the LVD circuitry only needs to be enabled for short periods, where the voltage is checked. After doing the check, the LVD module may be disabled.

Each time that the LVD module is enabled, the circuitry requires some time to stabilize. After the circuitry has stabilized, all status flags may be cleared. The module will then indicate the proper state of the system.

The following steps are needed to set up the LVD module:

- Write the value to the LVDL3:LVDL0 bits (LVDCON register), which selects the desired LVD Trip Point.
- 2. Ensure that LVD interrupts are disabled (the LVDIE bit is cleared or the GIE bit is cleared).
- 3. Enable the LVD module (set the LVDEN bit in the LVDCON register).
- 4. Wait for the LVD module to stabilize (the IRVST bit to become set).
- 5. Clear the LVD interrupt flag, which may have falsely become set, until the LVD module has stabilized (clear the LVDIF bit).
- 6. Enable the LVD interrupt (set the LVDIE and the GIE bits).

Figure 22-4 shows typical waveforms that the LVD module may be used to detect.



## FIGURE 22-4: LOW VOLTAGE DETECT WAVEFORMS

#### 22.2.1 REFERENCE VOLTAGE SET POINT

The Internal Reference Voltage of the LVD module, specified in electrical specification parameter #D423, may be used by other internal circuitry (the Programmable Brown-out Reset). If these circuits are disabled (lower current consumption), the reference voltage circuit requires a time to become stable before a low voltage condition can be reliably detected. This time is invariant of system clock speed. This start-up time is specified in electrical specification parameter #36. The low voltage interrupt flag will not be enabled until a stable reference voltage is reached. Refer to the waveform in Figure 22-4.

#### 22.2.2 CURRENT CONSUMPTION

When the module is enabled, the LVD comparator and voltage divider are enabled and will consume static current. The voltage divider can be tapped from multiple places in the resistor array. Total current consumption, when enabled, is specified in electrical specification parameter #D022B.

#### 22.3 Operation During SLEEP

When enabled, the LVD circuitry continues to operate during SLEEP. If the device voltage crosses the trip point, the LVDIF bit will be set and the device will wake-up from SLEEP. Device execution will continue from the interrupt vector address if interrupts have been globally enabled.

### 22.4 Effects of a RESET

A device RESET forces all registers to their RESET state. This forces the LVD module to be turned off.

NOTES:

# 23.0 SPECIAL FEATURES OF THE CPU

There are several features intended to maximize system reliability, minimize cost through elimination of external components, provide power saving operating modes and offer code protection. These are:

- Osc Selection
- RESET
  - Power-on Reset (POR)
  - Power-up Timer (PWRT)
  - Oscillator Start-up Timer (OST)
  - Brown-out Reset (BOR)
- Interrupts
- Watchdog Timer (WDT)
- SLEEP
- Code Protection
- ID Locations
- In-Circuit Serial Programming

All PIC18FXX20 devices have a Watchdog Timer, which is permanently enabled via the configuration bits, or software controlled. It runs off its own RC oscillator for added reliability. There are two timers that offer necessary delays on power-up. One is the Oscillator Start-up Timer (OST), intended to keep the chip in RESET until the crystal oscillator is stable. The other is the Power-up Timer (PWRT), which provides a fixed delay on power-up only, designed to keep the part in RESET while the power supply stabilizes. With these two timers on-chip, most applications need no external RESET circuitry.

SLEEP mode is designed to offer a very low current power-down mode. The user can wake-up from SLEEP through external RESET, Watchdog Timer Wake-up, or through an interrupt. Several oscillator options are also made available to allow the part to fit the application. The RC oscillator option saves system cost, while the LP crystal option saves power. A set of configuration bits are used to select various options.

# 23.1 Configuration Bits

The configuration bits can be programmed (read as '0'), or left unprogrammed (read as '1'), to select various device configurations. These bits are mapped, starting at program memory location 300000h.

The user will note that address 300000h is beyond the user program memory space. In fact, it belongs to the configuration memory space (300000h through 3FFFFFh), which can only be accessed using Table Reads and Table Writes.

Programming the configuration registers is done in a manner similar to programming the FLASH memory. The EECON1 register WR bit starts a self-timed write to the configuration register. In normal Operation mode, a TBLWT instruction with the TBLPTR pointed to the configuration register sets up the address and the data for the configuration register write. Setting the WR bit starts a long write to the configuration register. The configuration registers are written a byte at a time. To write or erase a configuration cell, a TBLWT instruction can write a '1' or a '0' into the cell.

File	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default/ Unprogrammed Value
300001h	CONFIG1H		_	OSCSEN	_		FOSC2	FOSC1	FOSC0	1111
300002h	CONFIG2L	_		_	_	BORV1	BORV0	BODEN	PWRTEN	1111
300003h	CONFIG2H	_	—	_	—	WDTPS2	WDTPS1	WDTPS0	WDTEN	1111
300004h <sup>(1)</sup>	CONFIG3L	WAIT	—	_	—	_	_	PM1	PM0	111
300005h	CONFIG3H	_		_	_	_	_	T1OSCMX <sup>(3)</sup>	CCP2MX	11
300006h	CONFIG4L	DEBUG		_	_	_	LVP	_	STVREN	11-1
300008h	CONFIG5L	CP7 <sup>(2)</sup>	CP6 <sup>(2)</sup>	CP5 <sup>(2)</sup>	CP4 <sup>(2)</sup>	CP3	CP2	CP1	CP0	1111 1111
300009h	CONFIG5H	CPD	CPB		_	_	_	—	_	11
30000Ah	CONFIG6L	WRT7 <sup>(2)</sup>	WRT6 <sup>(2)</sup>	WRT5 <sup>(2)</sup>	WRT4 <sup>(2)</sup>	WRT3	WRT2	WRT1	WRT0	1111 1111
30000Bh	CONFIG6H	WRTD	WRTB	WRTC	—	_	_	—	_	111
30000Ch	CONFIG7L	EBTR7 <sup>(2)</sup>	EBTR6 <sup>(2)</sup>	EBTR5 <sup>(2)</sup>	EBTR4 <sup>(2)</sup>	EBTR3	EBTR2	EBTR1	EBTR0	1111 1111
30000Dh	CONFIG7H	_	EBTRB	_	—	_	_	—	—	-1
3FFFFEh	DEVID1	DEV2	DEV1	DEV0	REV4	REV3	REV2	REV1	REV0	(4)
3FFFFFh	DEVID2	DEV10	DEV9	DEV8	DEV7	DEV6	DEV5	DEV4	DEV3	0000 0110

## TABLE 23-1: CONFIGURATION BITS AND DEVICE IDS

Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition. Shaded cells are unimplemented, read as '0'.

Note 1: Unimplemented in PIC18F6X20 devices; maintain this bit set.

2: Unimplemented in PIC18FX520 and PIC18FX620 devices; maintain this bit set.

3: Unimplemented in PIC18FX620 and PIC18FX720 devices; maintain this bit set.

4: See Register 23-13 for DEVID1 values.

	U-0	U-0	R/P-1	U-0	U-0	R/P-1	R/P-1	R/P-1				
	—	_	OSCSEN	_	_	FOSC2	FOSC1	FOSC0				
	bit 7							bit 0				
bit 7-6	Unimplem	ented: Read	as '0'									
bit 5	OSCSEN:	OSCSEN: Oscillator System Clock Switch Enable bit										
	1 = Oscillat	1 = Oscillator system clock switch option is disabled (main oscillator is source)										
	0 = Timer1	0 = Timer1 Oscillator system clock switch option is enabled (oscillator switching is enabled)										
bit 4-3	Unimplemented: Read as '0'											
bit 2-0	FOSC2:FO	SCO: Oscilla	tor Selection	n bits								
	111 <b>= RC (</b>	oscillator w/ (	OSC2 config	ured as RA6								
				ed; clock freq	•	Fosc)						
			0	ured as RA6								
			•	ured as divid	•							
	011 = RC 0 010 = HS 0		JSCZ coning	ured as divid	е-ру-4 сюск	ουιραι						
	010 = 113  C 001 = XT  C											
		000 = LP  oscillator										
	Legend:											
	R = Readal	ble bit	P = Progra	mmable bit	U = Unimp	lemented b	it, read as '	0'				

#### REGISTER 23-1: CONFIG1H: CONFIGURATION REGISTER 1 HIGH (BYTE ADDRESS 300001h)

- n	a = Value when device is unprogrammed	u = Unchanged from programmed state

#### REGISTER 23-2: CONFIG2L: CONFIGURATION REGISTER 2 LOW (BYTE ADDRESS 300002h)

U-0	U-0	U-0	U-0	R/P-1	R/P-1	R/P-1	R/P-1
_	-	_	—	BORV1	BORV0	BOREN	PWRTEN
bit 7							bit 0

bit 7-4 Unimplemented: Read as '0'

- bit 3-2 BORV1:BORV0: Brown-out Reset Voltage bits
  - 11 = VBOR set to 2.5V
  - 10 = VBOR set to 2.7V
  - 01 = VBOR set to 4.2V 00 = VBOR set to 4.5V
- bit 1 BOREN: Brown-out Reset Enable bit
  - 1 = Brown-out Reset enabled
  - 0 = Brown-out Reset disabled
- bit 0 **PWRTEN:** Power-up Timer Enable bit
  - 1 = PWRT disabled
  - 0 = PWRT enabled

Legend:		
R = Readable bit	P = Programmable bit	U = Unimplemented bit, read as '0'
- n = Value when devic	e is unprogrammed	u = Unchanged from programmed state

REGISTER 23-3:	CONFIG2H: CONFIGURATION REGISTER 2 HIGH (BYTE ADDRESS 300003h)											
	U-0	U-0	U-0	U-0	R/P-1	R/P-1	R/P-1	R/P-1				
	_		_		WDTPS2	WDTPS1	WDTPS0	WDTEN				
	bit 7							bit 0				
bit 7-4	Unimplem	ented: Read	l as '0'									
bit 3-1	WDTPS2:W	WDTPS2:WDTPS0: Watchdog Timer Postscale Select bits										
	111 <b>= 1:12</b>	8										
	110 <b>= 1:64</b>											
	101 <b>= 1:32</b>											
	100 = 1:16											
	011 = 1:8											
	010 = 1:4 001 = 1:2											
	001 = 1.2											
bit 0		Vatchdog Tin	oor Enable h	.i+								
DILO		•		11								
	1 = WDT e		tral in plana	l on the CIV/								
	0 = WDT disabled (control is placed on the SWDTEN bit)											
	Legend:											
	R = Reada	ble bit	P = Progra	ammable bit	U = Unii	mplemented	bit, read as	'0'				

# REGISTER 23-4: CONFIG3L: CONFIGURATION REGISTER 3 LOW (BYTE ADDRESS 300004h)<sup>(1)</sup>

R/P-1	U-0	U-0	U-0	U-0	U-0	R/P-1	R/P-1
WAIT	—	—	—	—	_	PM1	PM0
bit 7							bit 0

bit 7 WAIT: External Bus Data Wait Enable bit

- 1 = Wait selections unavailable for Table Reads and Table Writes
- 0 = Wait selections for Table Reads and Table Writes are determined by WAIT1:WAIT0 bits (MEMCOM<5:4>)
- bit 6-2 Unimplemented: Read as '0'
- bit 1-0 PM1:PM0: Processor Mode Select bits
  - 11 = Microcontroller mode
  - 10 = Microprocessor mode
  - 01 = Microprocessor with Boot Block mode

- n = Value when device is unprogrammed

00 = Extended Microcontroller mode

Note 1: This register is unimplemented in PIC18F6X20 devices; maintain these bits set.

Legend:		
R = Readable bit	P = Programmable bit	U = Unimplemented bit, read as '0'
- n = Value when device	e is unprogrammed	u = Unchanged from programmed state

u = Unchanged from programmed state

#### U-0 R/P-1 R/P-1 U-0 U-0 U-0 U-0 U-0 T10SCMX<sup>(1)</sup> CCP2MX bit 7 bit 0 Unimplemented: Read as '0' bit 7-2 T1OSCMX: Timer1 Oscillator Mode bit<sup>(1)</sup> bit 1 1 = Standard (legacy) Timer1 oscillator operation 0 = Low power Timer1 operation when microcontroller is in SLEEP mode bit 0 CCP2MX: CCP2 Mux bit In Microcontroller mode: 1 = CCP2 input/output is multiplexed with RC1 0 = CCP2 input/output is multiplexed with RE7 In Microprocessor, Microprocessor with Boot Block and Extended Microcontroller modes (PIC18F8X20 devices only): 1 = CCP2 input/output is multiplexed with RC1 0 = CCP2 input/output is multiplexed with RB3 Note 1: Unimplemented in PIC18FX620 and PIC18FX720 devices; maintain this bit set.

CONFIG3H: CONFIGURATION REGISTER 3 HIGH (BYTE ADDRESS 300005h)

Legend:		
R = Readable bit	P = Programmable bit	U = Unimplemented bit, read as '0'
- n = Value when device	e is unprogrammed	u = Unchanged from programmed state

### REGISTER 23-6: CONFIG4L: CONFIGURATION REGISTER 4 LOW (BYTE ADDRESS 300006h)

	R/P-1	U-0	U-0	U-0	U-0	R/P-1	U-0	R/P-1		
	DEBUG	_	_	_		LVP	_	STVREN		
	bit 7							bit 0		
bit 7	1 = Backgr	ackground D ound Debugg ound Debugg	ger disabled	d. RB6 and F	•	•		•		
bit 6-3	Unimplem	ented: Read	as '0'							
bit 2	LVP: Low Voltage ICSP Enable bit 1 = Low Voltage ICSP enabled 0 = Low Voltage ICSP disabled									
bit 1	Unimplem	ented: Read	as '0'							
bit 0	STVREN: Stack Full/Underflow Reset Enable bit 1 = Stack Full/Underflow will cause RESET 0 = Stack Full/Underflow will not cause RESET									
	Legend:									
	R = Reada	ble bit	P = Progra	ammable bit	U = Unin	nplemented	d bit, read as	ʻ0'		
	- n = Value	when device	is unprogra	ammed	u = Unch	anged fror	n programme	ed state		

REGISTER 23-5:

REGISTER 23-7:	CONFIG5	L: CONFIC	GURATION	IREGISTE	R 5 LOW (E	BYTE ADD	RESS 3000	)08h)				
	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1				
	CP7 <sup>(1)</sup>	CP6 <sup>(1)</sup>	CP5 <sup>(1)</sup>	CP4 <sup>(1)</sup>	CP3	CP2	CP1	CP0				
	bit 7							bit 0				
<b>b</b> # <b>7</b>		e Protection	ь: <b>4(1)</b>									
bit 7				t ando proto	atad							
				ot code prote ode protected								
bit 6		<b>CP6:</b> Code Protection bit <sup>(1)</sup>										
		1 = Block 6 (018000-01BFFFh) not code protected										
				de protected								
bit 5	CP5: Code	e Protection	bit <sup>(1)</sup>									
				t code prote								
		•		de protected								
bit 4		e Protection										
				t code proted de protected								
bit 3		e Protection	,	de protected								
DIL 3		FX520 devi										
				t code prote	cted							
		<ul> <li>1 = Block 3 (006000-007FFFh) not code protected</li> <li>0 = Block 3 (006000-007FFFh) code protected</li> </ul>										
	For PIC18FX620 and PIC18FX720 devices:											
		<ul> <li>1 = Block 3 (00C000-00FFFFh) not code protected</li> <li>0 = Block 3 (00C000-00FFFFh) code protected</li> </ul>										
		•	,	de protecteo	1							
bit 2	CP2: Code Protection bit											
		For PIC18FX520 devices: 1 = Block 2 (004000-005FFFh) not code protected										
	<ul> <li>Block 2 (004000-005FFFh) code protected</li> <li>For PIC18FX620 and PIC18FX720 devices:</li> </ul>											
	1 = Block 2 (008000-00BFFFh) not code protected											
	0 = Block 2 (008000-00BFFFh) code protected											
bit 1		e Protection										
	-	FX520 devie		t code prote	stad							
				de protected								
		-	PIC18FX72	-								
				t code prote	cted							
		-		de protected								
bit 0		e Protection										
	-	FX520 devi		t and a musta	at a d							
		•	,	t code proted de protected								
		-	PIC18FX72	-								
				t code prote	cted							
	0 = Block (	0 (000200-0	03FFFh) co	de protected								
	Note 1:	Unimplem	ented in PIC	18FX520 an	d PIC18FX	320 devices;	maintain th	is bit set.				
		•										
	l egend.											

Legend:		
R = Readable bit	P = Programmable bit	U = Unimplemented bit, read as '0'
<ul> <li>n = Value when device</li> </ul>	e is unprogrammed	u = Unchanged from programmed state

# REGISTER 23-8: CONFIG5H: CONFIGURATION REGISTER 5 HIGH (BYTE ADDRESS 300009h)

	R/C-1	R/C-1	U-0	U-0	U-0	U-0	U-0	U-0		
	CPD	CPB	_	—				—		
	bit 7							bit 0		
bit 7	CPD: Data	EEPROM (	Code Protec	tion bit						
	1 = Data EEPROM not code protected									
	0 <b>= Data E</b>	EPROM coo	de protecteo							
bit 6	CPB: Boot	Block Code	Protection	bit						
	For PIC18	FX520 devic	es:							
	1 = Boot B	lock (00000	0-0007FFh)	not code pr	otected					
	0 = Boot B	lock (00000	0-0007FFh)	code protec	ted					
	For PIC18	FX620 and F	PIC18FX720	) devices:						
		lock (00000	,							
	0 = Boot B	lock (00000	0-0001FFh)	code protec	cted					
bit 5-0	Unimplem	ented: Rea	d as '0'							
	Legend:									
	R = Reada	ble bit	C = Clear	able bit	U = Unin	nplemented	bit, read as	'0'		

- n = Value when device is unprogrammed u = Unchanged from programmed state

	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1		
	WRT7 <sup>(1)</sup>	WRT6 <sup>(1)</sup>	WRT5 <sup>(1)</sup>	WRT4 <sup>(1)</sup>	WRT3	WRT2	WRT1	WRT0		
	bit 7							bit 0		
oit 7	WR7: Write	e Protection	bit <sup>(1)</sup>							
		•		t write protective protection	ted					
oit 6	WR6: Writ	e Protection	bit <sup>(1)</sup>							
	<ul> <li>1 = Block 6 (018000-01BFFFh) not write protected</li> <li>0 = Block 6 (018000-01BFFFh) write protected</li> </ul>									
bit 5	WR5: Writ	e Protection	bit <sup>(1)</sup>							
		5 (014000-0 <sup>.</sup> 5 (014000-0 <sup>.</sup>		t write protec te protected	ted					
bit 4	WR4: Write	e Protection	bit <sup>(1)</sup>							
		•	,	t write protec te protected	ted					
oit 3	WR3: Writ	e Protection	bit							
For PIC18FX520 devices: 1 = Block 3 (006000-007FFFh) not write protected 0 = Block 3 (006000-007FFFh) write protected										
	For PIC18FX620 and PIC18FX720 devices: 1 = Block 3 (00C000-00FFFFh) not write protected									
		•	,	ite protected						
bit 2	WR2: Writ	e Protection	bit							
	1 = Block 2	<u>FX520 devic</u> 2 (004000-00 2 (004000-00	05FFFh) not	t write protec te protected	ted					
	For PIC18FX620 and PIC18FX720 devices: 1 = Block 2 (008000-00BFFFh) not write protected 0 = Block 2 (008000-00BFFFh) write protected									
oit 1		e Protection	,							
	For PIC18	<u>FX520 devic</u> 1 (002000-00	<u>æs:</u> 03FFFh) not	t write protec te protected	ted					
	For PIC18	FX620 and F	PIC18FX720	-	ted					
		-	-	te protected						
bit 0		e Protection								
	1 = Block (		01FFFh) no	t write protec te protected	ted					
		FX620 and F	-	-						
				t write protec te protected	ted					
	Note 1:	Unimpleme	ented in PIC	18FX520 and	d PIC18FX6	20 devices:	maintain thi	s bit set.		

# REGISTER 23-9: CONFIG6L: CONFIGURATION REGISTER 6 LOW (BYTE ADDRESS 30000Ah)

Legend:		
R = Readable bit	P = Programmable bit	U = Unimplemented bit, read as '0'
- n = Value when device	e is unprogrammed	u = Unchanged from programmed state

	R/P-1	R/P-1	R-1	U-0	U-0	U-0	U-0	U-0		
	WRTD	WRTB	WRTC <sup>(1)</sup>	—	—	_	—	—		
	bit 7									
bit 7	WRTD: Da	ata EEPRON	/ Write Prot	ection bit						
			t write prote							
			ite protectec							
bit 6			ite Protectio	n bit						
		FX520 devic								
		``	,	not write pr						
		•		write protec	leu					
			PIC18FX720	not write pr	otected					
		•	,	write protec						
bit 5		•	,	ite Protectio						
					not write pro	otected				
	•	•	•	,	write protec					
	Note 1:	This bit is r	read only, ar	nd cannot be	e changed in	User mode				
bit 4-0	Unimplem	ented: Rea	d as '0'							

# REGISTER 23-10: CONFIG6H: CONFIGURATION REGISTER 6 HIGH (BYTE ADDRESS 30000Bh)

Legend:		
R = Readable bit	P = Programmable bit	U = Unimplemented bit, read as '0'
- n = Value when devic	e is unprogrammed	u = Unchanged from programmed state

	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1		
	EBTR7 <sup>(1)</sup>	EBTR6 <sup>(1)</sup>	EBTR5 <sup>(1)</sup>	EBTR4 <sup>(1)</sup>	EBTR3	EBTR2	EBTR1	EBTR0		
	bit 7							bit 0		
			(	4)						
bit 7		able Read Pr			<b></b>					
				t protected from						
bit 6		able Read Pr								
	1 = Block 2	2 (018000-01	1BFFFh) not	t protected fro						
bit 5	EBTR5: Table Read Protection bit <sup>(1)</sup>									
				protected fro						
bit 4	EBTR4: Ta	able Read Pr	rotection bit <sup>(</sup>	1)						
				protected fro						
bit 3	EBTR3: Ta	able Read Pr	rotection bit							
		<u>FX520 devic</u> 3 (006000-00		protected fro	om Table Re	ads execute	ed in other b	locks		
	0 = Block 3	3 (006000-00	)7FFFh) pro	tected from T	able Reads	executed in	other block	s		
		FX620 and F			<b></b>					
				t protected from						
bit 2		able Read Pr								
	For PIC18FX520 devices:									
	1 = Block 2	2 (004000-00	05FFFh) not		tected from Table Reads executed in other blocks ed from Table Reads executed in other blocks					
		FX620 and F					l :			
				t protected fro						
bit 1		able Read Pr								
2.11		FX520 devic								
	1 = Block 1 (002000-003FFFh) not protected from Table Reads executed in other blocks 0 = Block 1 (002000-003FFFh) protected from Table Reads executed in other blocks									
		FX620 and F								
				protected fro						
bit 0		able Read Pr	<i>,</i> ,		able Redus	executed ii		.5		
DIT U		FX520 devic								
	1 = Block (	00-008000)	01FFFh) not	protected fro	om Table Re Table Reads	ads execute executed ir	ed in other b n other block	locks (s		
		FX620 and F								
		•	,	protected from						
				tected from ⊺ 18FX520 and						
	Note 1.	onimpleme		101 AUZU alle						
	Legend:									
	1									

#### REGISTER 23-11: CONFIG7L: CONFIGURATION REGISTER 7 LOW (BYTE ADDRESS 30000Ch)

#### REGISTER 23-12: CONFIG7H: CONFIGURATION REGISTER 7 HIGH (BYTE ADDRESS 30000Dh)

U-0	R/P-1	U-0	U-0	U-0	U-0	U-0	U-0
_	EBTRB	_	_	_		_	—
bit 7							bit 0

bit 7 Unimplemented: Read as '0'

bit 6 **EBTRB:** Boot Block Table Read Protection bit

For PIC18FX520 devices:

1 = Boot Block (000000-0007FFh) not protected from Table Reads executed in other blocks

0 = Boot Block (000000-0007FFh) protected from Table Reads executed in other blocks

For PIC18FX620 and PIC18FX720 devices:

1 = Boot Block (000000-0001FFh) not protected from Table Reads executed in other blocks

0 = Boot Block (000000-0001FFh) protected from Table Reads executed in other blocks

bit 5-0 Unimplemented: Read as '0'

Legend:		
R = Readable bit	P = Programmable bit	U = Unimplemented bit, read as '0'
- n = Value when device is unprogrammed		u = Unchanged from programmed state

#### REGISTER 23-13: DEVICE ID REGISTER 1 FOR PIC18FXX20 DEVICES (ADDRESS 3FFFFEh)

	R	R	R	R	R	R	R	R
	DEV2	DEV1	DEV0	REV4	REV3	REV2	REV1	REV0
bit 7 bit 0							bit 0	

bit 7-5 **DEV2:DEV0:** Device ID bits

000	=	PIC18F8720
001	=	PIC18F6720
010	=	PIC18F8620
011	=	PIC18F6620

bit 4-0 **REV4:REV0:** Revision ID bits

These bits are used to indicate the device revision

Legend:		
R = Readable bit	P = Programmable bit	U = Unimplemented bit, read as '0'
- n = Value when device	ce is unprogrammed	u = Unchanged from programmed state

### REGISTER 23-14: DEVICE ID REGISTER 2 FOR PIC18FXX20 DEVICES (ADDRESS 3FFFFFh)

R	R	R	R	R	R	R	R
DEV10	DEV9	DEV8	DEV7	DEV6	DEV5	DEV4	DEV3
bit 7							bit 0

bit 7-0 DEV10:DEV3: Device ID bits

These bits are used with the DEV2:DEV0 bits in the Device ID Register 1 to identify the part number

Legend:		
R = Readable bit	P = Programmable bit	U = Unimplemented bit, read as '0'
- n = Value when devi	ce is unprogrammed	u = Unchanged from programmed state

# 23.2 Watchdog Timer (WDT)

The Watchdog Timer is a free running, on-chip RC oscillator, which does not require any external components. This RC oscillator is separate from the RC oscillator of the OSC1/CLKI pin. That means that the WDT will run, even if the clock on the OSC1/CLKI and OSC2/CLKO/RA6 pins of the device has been stopped, for example, by execution of a SLEEP instruction.

During normal operation, a WDT time-out generates a device RESET (Watchdog Timer Reset). If the device is in SLEEP mode, a WDT time-out causes the device to wake-up and continue with normal operation (Watchdog Timer Wake-up). The TO bit in the RCON register will be cleared upon a WDT time-out.

The Watchdog Timer is enabled/disabled by a device configuration bit. If the WDT is enabled, software execution may not disable this function. When the WDTEN configuration bit is cleared, the SWDTEN bit enables/disables the operation of the WDT.

The WDT time-out period values may be found in the Electrical Specifications section under parameter #31. Values for the WDT postscaler may be assigned using the configuration bits.

- **Note 1:** The CLRWDT and SLEEP instructions clear the WDT and the postscaler, if assigned to the WDT and prevent it from timing out and generating a device RESET condition.
  - 2: When a CLRWDT instruction is executed and the postscaler is assigned to the WDT, the postscaler count will be cleared, but the postscaler assignment is not changed.

#### 23.2.1 CONTROL REGISTER

Register 23-15 shows the WDTCON register. This is a readable and writable register, which contains a control bit that allows software to override the WDT enable configuration bit, only when the configuration bit has disabled the WDT.

### **REGISTER 23-15: WDTCON REGISTER**

bit 0



#### bit 7-1 Unimplemented: Read as '0'

SWDTEN: Software Controlled Watchdog Timer Enable bit

1 = Watchdog Timer is on


0 = Watchdog Timer is turned off if the WDTEN configuration bit in the Configuration register = 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared x = Bit is unknow	n

#### 23.2.2 WDT POSTSCALER

The WDT has a postscaler that can extend the WDT Reset period. The postscaler is selected at the time of the device programming, by the value written to the CONFIG2H configuration register.





### TABLE 23-2: SUMMARY OF WATCHDOG TIMER REGISTERS

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
CONFIG2H	—	_	_	—	WDTPS2	WDTPS2	WDTPS0	WDTEN
RCON	IPEN	_	-	RI	TO	PD	POR	BOR
WDTCON				_	_			SWDTEN

Legend: Shaded cells are not used by the Watchdog Timer.

### 23.3 Power-down Mode (SLEEP)

Power-down mode is entered by executing a  $\ensuremath{\mathtt{SLEEP}}$  instruction.

If enabled, the Watchdog Timer will be cleared, but keeps running, the  $\overline{PD}$  bit (RCON<3>) is cleared, the  $\overline{TO}$  (RCON<4>) bit is set, and the oscillator driver is turned off. The I/O ports maintain the status they had before the SLEEP instruction was executed (driving high, low, or hi-impedance).

For lowest current consumption in this mode, place all I/O pins at either VDD or VSS, ensure no external circuitry is drawing current from the I/O pin, power-down the A/D and disable external clocks. Pull all I/O pins that are hi-impedance inputs, high or low externally, to avoid switching currents caused by floating inputs. The TOCKI input should also be at VDD or VSS for lowest current consumption. The contribution from on-chip pull-ups on PORTB should be considered.

The MCLR pin must be at a logic high level (VIHMC).

#### 23.3.1 WAKE-UP FROM SLEEP

The device can wake-up from SLEEP through one of the following events:

- 1. External RESET input on MCLR pin.
- 2. Watchdog Timer Wake-up (if WDT was enabled).
- 3. Interrupt from INT pin, RB port change or a peripheral interrupt.

The following peripheral interrupts can wake the device from SLEEP:

- 1. PSP read or write.
- 2. TMR1 interrupt. Timer1 must be operating as an asynchronous counter.
- 3. TMR3 interrupt. Timer3 must be operating as an asynchronous counter.
- 4. CCP Capture mode interrupt.
- 5. Special event trigger (Timer1 in Asynchronous mode using an external clock).
- 6. MSSP (START/STOP) bit detect interrupt.
- MSSP transmit or receive in Slave mode (SPI/I<sup>2</sup>C).
- 8. USART RX or TX (Synchronous Slave mode).
- 9. A/D conversion (when A/D clock source is RC).
- 10. EEPROM write operation complete.
- 11. LVD interrupt.

Other peripherals cannot generate interrupts, since during SLEEP, no on-chip clocks are present.

External MCLR Reset will cause a device RESET. All other events are considered a continuation of program execution and will cause a "wake-up". The TO and PD bits in the RCON register can be used to determine the cause of the device RESET. The PD bit, which is set on power-up, is cleared when SLEEP is invoked. The TO bit is cleared if a WDT time-out occurred (and caused wake-up).

When the SLEEP instruction is being executed, the next instruction (PC + 2) is pre-fetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be set (enabled). Wake-up is regardless of the state of the GIE bit. If the GIE bit is clear (disabled), the device continues execution at the instruction after the SLEEP instruction. If the GIE bit is set (enabled), the device executes the instruction after the SLEEP instruction and then branches to the interrupt address. In cases where the execution of the instruction following SLEEP is not desirable, the user should have a NOP after the SLEEP instruction.

### 23.3.2 WAKE-UP USING INTERRUPTS

When global interrupts are disabled (GIE cleared) and any interrupt source has both its interrupt enable bit and interrupt flag bit set, one of the following will occur:

- If an interrupt condition (interrupt flag bit and interrupt enable bits are set) occurs before the execution of a SLEEP instruction, the SLEEP instruction will complete as a NOP. Therefore, the WDT and WDT postscaler will not be cleared, the TO bit will not be set and PD bits will not be cleared.
- If the interrupt condition occurs during or after the execution of a SLEEP instruction, the device will immediately wake-up from SLEEP. The SLEEP instruction will be completely executed before the wake-up. Therefore, the WDT and WDT postscaler will be cleared, the TO bit will be set and the PD bit will be cleared.

Even if the flag bits were checked before executing a SLEEP instruction, it may be possible for flag bits to become set before the SLEEP instruction completes. To determine whether a SLEEP instruction executed, test the PD bit. If the PD bit is set, the SLEEP instruction was executed as a NOP.

To ensure that the WDT is cleared, a CLRWDT instruction should be executed before a SLEEP instruction.

OSC1	Q1 Q2 Q3 Q4;	Q1 Q2 Q3 Q4	Q1		Q1 Q2 Q3 Q4	1; Q1  Q2  Q3  Q4 _/	Q1  Q2  Q3  Q4     ////	Q1 Q2 Q3 Q4; ~_~
CLKO <sup>(4)</sup>		/	<u>\</u>	Tost(2)		<u>\</u> /	\/	
INT pin	-					1 1 -		
INTF flag (INTCON<1>)			, , ,	<u>`</u>		Interrupt Latency	(3)	
GIEH bit (INTCON<7>)			Processor SLEEP			· · ·		
INSTRUCTIO	N FLOW		1 1			i i	· ·	1 1
PC )	( PC	PC+2	X F	PC+4	PC+4	X PC + 4	X <u>0008h</u> X	000Ah
Instruction ∫ Fetched ∖	Inst(PC) = SLEEP	Inst(PC + 2)	1 1 1	י י י	Inst(PC + 4)	1 1 1	Inst(0008h)	Inst(000Ah)
Instruction Executed	Inst(PC - 1)	SLEEP	1 1 1	, , ,	Inst(PC + 2)	Dummy Cycle	Dummy Cycle	Inst(0008h)
2: GI 3: To	Γ, HS or LP Oscilla IE = 1 assumed. Ir osτ = 1024 Tosc (c LKO is not availabl	n this case, after w Irawing not to sca	/ake-up, th le). This de	elay will not o	occur for RC and	EC Osc modes.	E = 0, execution wil	l continue in-line.

### FIGURE 23-2: WAKE-UP FROM SLEEP THROUGH INTERRUPT<sup>(1,2)</sup>

23.4 Program Verification and Code Protection

The overall structure of the code protection on the PIC18 FLASH devices differs significantly from other PICmicro devices. The user program memory is divided on binary boundaries into individual blocks, each of which has three separate code protection bits associated with it:

- Code Protect bit (CPn)
- Write Protect bit (WRTn)
- External Block Table Read bit (EBTRn)

The code protection bits are located in Configuration Registers 5L through 7H. Their locations within the registers are summarized in Table 23-3.

In the PIC18FXX20 family, the block size varies with the size of the user program memory. For PIC18FX520 devices, program memory is divided into four blocks of 8 Kbytes each. The first block is further divided into a boot block of 2 Kbytes and a second block (Block 0) of 6 Kbytes, for a total of five blocks. The organization of the blocks and their associated code protection bits are shown in Figure 23-3.

For PIC18FX620 and PIC18FX720 devices, program memory is divided into blocks of 16 Kbytes. The first block is further divided into a boot block of 512 bytes and a second block (Block 0) of 15.5 Kbytes, for a total of nine blocks. This produces five blocks for 64-Kbyte devices, and nine for 128-Kbyte devices. The organization of the blocks and their associated code protection bits are shown in Figure 23-4.

File	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
300008h	CONFIG5L	CP7*	CP6*	CP5*	CP4*	CP3	CP2	CP1	CP0
300009h	CONFIG5H	CPD	CPB	—	—	—	_		—
30000Ah	CONFIG6L	WRT7*	WRT6*	WRT5*	WRT4*	WRT3	WRT2	WRT1	WRT0
30000Bh	CONFIG6H	WRTD	WRTB	WRTC	—	_	—	_	_
30000Ch	CONFIG7L	EBTR7*	EBTR6*	EBTR5*	EBTR4*	EBTR3	EBTR2	EBTR1	EBTR0
30000Dh	CONFIG7H	_	EBTRB	—	—	_		_	_

### TABLE 23-3: SUMMARY OF CODE PROTECTION REGISTERS

Legend: Shaded cells are unimplemented.

\* Unimplemented in PIC18FX520 and PIC18FX620 devices.

32 Kbytes	Address Range	Block Code Protection Controlled By:
Boot Block	000000h 0007FFh	CPB, WRTB, EBTRB
Block 0	000800h 001FFFh	CP0, WRT0, EBTR0
Block 1	002000h 003FFFh	CP1, WRT1, EBTR1
Block 2	004000h 005FFFh	CP2, WRT2, EBTR2
Block 3	006000h 007FFFh	CP3, WRT3, EBTR3
Unimplemented Read '0's	008000h	

#### FIGURE 23-4: CODE PROTECTED PROGRAM MEMORY FOR PIC18FX620/X720 DEVICES

MEMORY SI	ZE / DEVICE		Block Code Protection		
64 Kbytes (PIC18FX620)	128 Kbytes (PIC18FX720)	Address Range	Controlled By:		
Boot Block	Boot Block	000000h 0001FFh	CPB, WRTB, EBTRB		
Block 0	Block 0	000200h 003FFFh	CP0, WRT0, EBTR0		
Block 1	Block 1	004000h 007FFFh	CP1, WRT1, EBTR1		
Block 2	Block 2	008000h 00BFFFh	CP2, WRT2, EBTR2		
Block 3	Block 3	00C000h 00FFFFh	CP3, WRT3, EBTR3		
	Block 4	010000h 013FFFh	CP4, WRT4, EBTR4		
Unimplemented	Block 5	014000h 017FFFh	CP5, WRT5, EBTR5		
Read '0's	Block 6	018000h 01BFFFh	CP6, WRT6, EBTR6		
	Block 7	01C000h 01FFFFh	CP7, WRT7, EBTR7		

#### 23.4.1 PROGRAM MEMORY CODE PROTECTION

The user memory may be read to, or written from, any location using the Table Read and Table Write instructions. The device ID may be read with Table Reads. The configuration registers may be read and written with the Table Read and Table Write instructions.

In User mode, the CPn bits have no direct effect. CPn bits inhibit external reads and writes. A block of user memory may be protected from Table Writes if the WRTn configuration bit is '0'. The EBTRn bits control Table Reads. For a block of user memory with the EBTRn bit set to '0', a Table Read instruction that executes from within that block is allowed to read. A Table Read instruction that executes from a location outside of that block is not allowed to read, and will result in


reading '0's. Figures 23-5 through 23-7 illustrate Table Write and Table Read protection, using devices with a 16-Kbyte block size as the models. The principles illustrated are identical for devices with an 8-Kbyte block size.

**Note:** Code protection bits may only be written to a '0' from a '1' state. It is not possible to write a '1' to a bit in the '0' state. Code protection bits are only set to '1' by a full chip erase or block erase function. The full chip erase and block erase functions can only be initiated via ICSP or an external programmer.


#### **Register Values** Program Memory **Configuration Bit Settings** 000000h WRTB, EBTRB = 11 0001FFh 000200h TBLPTR = 000FFFh WRT0,EBTR0 = 01 PC = 003FFEh TBLWT \* 003FFFh 004000h WRT1,EBTR1 = 11 007FFFh 008000h PC = 008FFEh TBLWT \* WRT2, EBTR2 = 11 00BFFFh 00C000h WRT3,EBTR3 = 11 00FFFFh **Results:** All Table Writes disabled to Block n whenever WRTn = 0.

#### FIGURE 23-5: TABLE WRITE (WRTn) DISALLOWED





#### FIGURE 23-7: EXTERNAL BLOCK TABLE READ (EBTRn) ALLOWED



### 23.4.2 DATA EEPROM CODE PROTECTION

The entire Data EEPROM is protected from external reads and writes by two bits: CPD and WRTD. CPD inhibits external reads and writes of Data EEPROM. WRTD inhibits external writes to Data EEPROM. The CPU can continue to read and write Data EEPROM, regardless of the protection bit settings.

### 23.4.3 CONFIGURATION REGISTER PROTECTION

The configuration registers can be write protected. The WRTC bit controls protection of the Configuration registers. In User mode, the WRTC bit is readable only. WRTC can only be written via ICSP or an external programmer.

### 23.5 ID Locations

Eight memory locations (200000h - 200007h) are designated as ID locations, where the user can store checksum or other code identification numbers. These locations are accessible during normal execution through the TBLRD and TBLWT instructions, or during program/verify. The ID locations can be read when the device is code protected.

### 23.6 In-Circuit Serial Programming

PIC18FXX20 microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data, and three other lines for power, ground and the programming voltage. This allows customers to manufacture boards with unprogrammed devices, and then program the microcontroller just before shipping the product. This also allows the most recent firmware, or a custom firmware to be programmed.

Note:	When performing in-circuit serial program- ming, verify that power is connected to <b>all</b>						
	VDD and AVDD pins of the microcontroller,						
	and that all Vss and AVss pins are						
	grounded.						

### 23.7 In-Circuit Debugger

When the DEBUG bit in Configuration register CONFIG4L is programmed to a '0', the In-Circuit Debugger functionality is enabled. This function allows simple debugging functions when used with MPLAB<sup>®</sup> IDE. When the microcontroller has this feature enabled, some of the resources are not available for general use. Table 23-4 shows which features are consumed by the background debugger.

### TABLE 23-4: DEBUGGER RESOURCES

I/O pins	RB6, RB7
Stack	2 levels
Program Memory	Last 576 bytes
Data Memory	Last 10 bytes

To use the In-Circuit Debugger function of the microcontroller, the design must implement In-Circuit Serial Programming connections to MCLR/VPP, VDD, GND, RB7 and RB6. This will interface to the In-Circuit Debugger module available from Microchip, or one of the third party development tool companies.

### 23.8 Low Voltage ICSP Programming

The LVP bit Configuration register, CONFIG4L, enables low voltage ICSP programming. This mode allows the microcontroller to be programmed via ICSP using a VDD source in the operating voltage range. This only means that VPP does not have to be brought to VIHH, but can instead be left at the normal operating voltage. In this mode, the RB5/PGM pin is dedicated to the programming function and ceases to be a general purpose I/O pin. During programming, VDD is applied to the MCLR/VPP pin. To enter Programming mode, VDD must be applied to the RB5/PGM, provided the LVP bit is set. The LVP bit defaults to a ('1') from the factory.

- Note 1: The High Voltage Programming mode is always available, regardless of the state of the LVP bit, by applying VIHH to the MCLR pin.
  - 2: While in Low Voltage ICSP mode, the RB5 pin can no longer be used as a general purpose I/O pin, and should be held low during normal operation.
  - **3:** When using low voltage ICSP programming (LVP) and the pull-ups on PORTB are enabled, bit 5 in the TRISB register must be cleared to disable the pull-up on RB5 and ensure the proper operation of the device.

If Low Voltage Programming mode is not used, the LVP bit can be programmed to a '0' and RB5/PGM becomes a digital I/O pin. However, the LVP bit may only be programmed when programming is entered with VIHH on MCLR/VPP.

It should be noted that once the LVP bit is programmed to '0', only the High Voltage Programming mode is available and only High Voltage Programming mode can be used to program the device.

When using low voltage ICSP, the part must be supplied 4.5V to 5.5V, if a bulk erase will be executed. This includes reprogramming of the code protect bits from an on state to an off state. For all other cases of low voltage ICSP, the part may be programmed at the normal operating voltage. This means unique user IDs, or user code can be reprogrammed or added.

NOTES:

### 24.0 INSTRUCTION SET SUMMARY

The PIC18 instruction set adds many enhancements to the previous PICmicro instruction sets, while maintaining an easy migration from these PICmicro instruction sets.

Most instructions are a single program memory word (16 bits), but there are three instructions that require two program memory locations.

Each single word instruction is a 16-bit word divided into an OPCODE, which specifies the instruction type and one or more operands, which further specify the operation of the instruction.

The instruction set is highly orthogonal and is grouped into four basic categories:

- Byte-oriented operations
- Bit-oriented operations
- · Literal operations
- · Control operations

The PIC18 instruction set summary in Table 24-2 lists **byte-oriented**, **bit-oriented**, **literal** and **control** operations. Table 24-1 shows the opcode field descriptions.

Most byte-oriented instructions have three operands:

- 1. The file register (specified by 'f')
- 2. The destination of the result (specified by 'd')
- The accessed memory (specified by 'a')

The file register designator 'f' specifies which file register is to be used by the instruction.

The destination designator 'd' specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the WREG register. If 'd' is one, the result is placed in the file register specified in the instruction.

All **bit-oriented** instructions have three operands:

- 1. The file register (specified by 'f')
- 2. The bit in the file register (specified by 'b')
- The accessed memory (specified by 'a')

The bit field designator 'b' selects the number of the bit affected by the operation, while the file register designator 'f' represents the number of the file in which the bit is located.

The **literal** instructions may use some of the following operands:

- A literal value to be loaded into a file register (specified by 'k')
- The desired FSR register to load the literal value into (specified by 'f')
- No operand required (specified by '—')

The **control** instructions may use some of the following operands:

- A program memory address (specified by 'n')
- The mode of the Call or Return instructions (specified by 's')
- The mode of the Table Read and Table Write instructions (specified by 'm')
- No operand required (specified by '—')

All instructions are a single word, except for three double-word instructions. These three instructions were made double-word instructions so that all the required information is available in these 32 bits. In the second word, the 4 MSbs are '1's. If this second word is executed as an instruction (by itself), it will execute as a NOP.

All single word instructions are executed in a single instruction cycle, unless a conditional test is true, or the program counter is changed as a result of the instruction. In these cases, the execution takes two instruction cycles, with the additional instruction cycle(s) executed as a NOP.

The double-word instructions execute in two instruction cycles.

One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1  $\mu$ s. If a conditional test is true, or the program counter is changed as a result of an instruction, the instruction execution time is 2  $\mu$ s. Two-word branch instructions (if true) would take 3  $\mu$ s.

Figure 24-1 shows the general formats that the instructions can have.

All examples use the format 'nnh' to represent a hexadecimal number, where 'h' signifies a hexadecimal digit.

The Instruction Set Summary, shown in Table 24-2, lists the instructions recognized by the Microchip Assembler (MPASM<sup>TM</sup>).

Section 24.1 provides a description of each instruction.

### TABLE 24-1: OPCODE FIELD DESCRIPTIONS

Field	Description
a	RAM access bit a = 0: RAM location in Access RAM (BSR register is ignored)
	a = 1: RAM bank is specified by BSR register
bbb	Bit address within an 8-bit file register (0 to 7)
BSR	Bank Select Register. Used to select the current RAM bank.
d	Destination select bit d = 0: store result in WREG
	d = 1: store result in file register f.
dest	Destination either the WREG register or the specified register file location
f	8-bit Register file address (0x00 to 0xFF)
fs	12-bit Register file address (0x000 to 0xFFF). This is the source address.
fd	12-bit Register file address (0x000 to 0xFFF). This is the destination address.
k	Literal field, constant data or label (may be either an 8-bit, 12-bit or a 20-bit value)
label	Label name
mm	The mode of the TBLPTR register for the Table Read and Table Write instructions. Only used with Table Read and Table Write instructions:
*	No Change to register (such as TBLPTR with Table Reads and Writes)
*+	Post-Increment register (such as TBLPTR with Table Reads and Writes)
* _	Post-Decrement register (such as TBLPTR with Table Reads and Writes)
+*	Pre-Increment register (such as TBLPTR with Table Reads and Writes)
n	The relative address (2's complement number) for relative branch instructions, or the direct address for Call/Branch and Return instructions
PRODH	Product of Multiply high byte
PRODL	Product of Multiply low byte
s	Fast Call/Return mode select bit
C	s = 0: do not update into/from shadow registers s = 1: certain registers loaded into/from shadow registers (Fast mode)
u	Unused or Unchanged
WREG	Working register (accumulator)
x	Don't care (0 or 1) The assembler will generate code with $x = 0$ . It is the recommended form of use for compatibility with all
	Microchip software tools.
TBLPTR	21-bit Table Pointer (points to a Program Memory location)
TABLAT	8-bit Table Latch
TOS	Top-of-Stack
PC	Program Counter
PCL	Program Counter Low Byte
PCH	Program Counter High Byte
PCLATH	Program Counter High Byte Latch
PCLATU	Program Counter Upper Byte Latch
GIE	Global Interrupt Enable bit
WDT	Watchdog Timer
TO	Time-out bit
PD	Power-down bit
C, DC, Z, OV, N	ALU status bits Carry, Digit Carry, Zero, Overflow, Negative
[]	Optional
( )	Contents
$\rightarrow$	Assigned to
< >	Register bit field
E	In the set of
italics	User defined term (font is courier)

FIGURE 24-1:	GENERAL FORMAT FOR INSTRUCTIONS	<b>i</b>
	Byte-oriented file register operations	Example Instruction
	15     10     9     8     7     0       OPCODE     d     a     f (FILE #)       d = 0 for result destination to be WREG register       d = 1 for result destination to be file register (f)       a = 0 to force Access Bank       a = 0 to force Intervention	ADDWF MYREG, W, B
	a = 1 for BSR to select bank f = 8-bit file register address	
	Byte to Byte move operations (2-word)	
	OPCODE         f (Source FILE #)           15         12         11         0	MOVFF MYREG1, MYREG2
	1111 f (Destination FILE #)	
	f = 12-bit file register address	
	Bit-oriented file register operations	
	15 12 11 9 8 7 0	
	OPCODE b (BIT #) a f (FILE #)	BSF MYREG, bit, B
	b = 3-bit position of bit in file register (f) a = 0 to force Access Bank a = 1 for BSR to select bank	
	f = 8-bit file register address	
	Literal operations	
	15 8 7 0 OPCODE k (literal)	MOVLW 0x7F
	k = 8-bit immediate value	
	Control operations	
	CALL, GOTO and Branch operations 15 8 7 0	
	OPCODE n<7:0> (literal)	GOTO Label
	15 12 11 0	
	1111 n<19:8> (literal)	
	n = 20-bit immediate value	
	15 8 7 0	
	OPCODE S n<7:0> (literal)	CALL MYFUNC
	15 12 11 0 n<19:8> (literal)	
	S = Fast bit	
	45 44 40 5	
	15 11 10 0 OPCODE n<10:0> (literal)	BRA MYFUNC
	15 8 7 0 OPCODE n<7:0> (literal)	BC MYFUNC

### TABLE 24-2: PIC18FXXX INSTRUCTION SET

Mnemo	onic,			16-Bit Instruction Word				Status	Neter
Opera		Description	Cycles	MSb			LSb	Affected	Notes
BYTE-ORIE	NTED FIL	E REGISTER OPERATIONS							
ADDWF	f, d, a	Add WREG and f	1	0010	01da0	ffff	ffff	C, DC, Z, OV, N	1, 2
ADDWFC	f, d, a	Add WREG and Carry bit to f	1	0010	0da	ffff	ffff	C, DC, Z, OV, N	1, 2
ANDWF	f, d, a	AND WREG with f	1	0001	01da	ffff	ffff	Z, N	1,2
CLRF	f, a	Clear f	1	0110	101a	ffff	ffff	Z	2
COMF	f, d, a	Complement f	1	0001	11da	ffff	ffff	Z, N	1, 2
CPFSEQ	f, a	Compare f with WREG, skip =	1 (2 or 3)	0110	001a	ffff	ffff	None	4
CPFSGT	f, a	Compare f with WREG, skip >	1 (2 or 3)	0110	010a	ffff	ffff	None	4
CPFSLT	f, a	Compare f with WREG, skip <	1 (2 or 3)	0110	000a	ffff	ffff	None	1, 2
DECF	f, d, a	Decrement f	1	0000	01da	ffff	ffff	C, DC, Z, OV, N	1, 2, 3, 4
DECFSZ	f, d, a	Decrement f, Skip if 0	1 (2 or 3)	0010	11da	ffff	ffff	None	1, 2, 3, 4
DCFSNZ	f, d, a	Decrement f, Skip if Not 0	1 (2 or 3)	0100	11da	ffff	ffff	None	1, 2
INCF	f, d, a	Increment f	1	0010	10da	ffff	ffff	C, DC, Z, OV, N	1, 2, 3, 4
INCFSZ	f, d, a	Increment f, Skip if 0	1 (2 or 3)	0011	11da	ffff	ffff	None	4
INFSNZ	f, d, a	Increment f, Skip if Not 0	1 (2 or 3)	0100	10da	ffff	ffff	None	1, 2
IORWF	f, d, a	Inclusive OR WREG with f	1	0001	00da	ffff	ffff	Z, N	1, 2
MOVF	f, d, a	Move f	1	0101	00da	ffff	ffff	Z, N	1
MOVFF	f <sub>s</sub> , f <sub>d</sub>	Move f <sub>s</sub> (source) to 1st word	2	1100	ffff	ffff	ffff	None	
		f <sub>d</sub> (destination)2nd word		1111	ffff	ffff	ffff		
MOVWF	f, a	Move WREG to f	1	0110	111a	ffff	ffff	None	
MULWF	f, a	Multiply WREG with f	1	0000	001a	ffff	ffff	None	
NEGF	f, a	Negate f	1	0110	110a	ffff	ffff	C, DC, Z, OV, N	1, 2
RLCF	f, d, a	Rotate Left f through Carry	1	0011	01da	ffff	ffff	C, Z, N	
RLNCF	f, d, a	Rotate Left f (No Carry)	1	0100	01da	ffff	ffff	Z, N	1, 2
RRCF	f, d, a	Rotate Right f through Carry	1	0011	00da	ffff	ffff	C, Z, N	
RRNCF	f, d, a	Rotate Right f (No Carry)	1	0100	00da	ffff	ffff	Z, N	
SETF	f, a	Set f	1	0110	100a	ffff	ffff	None	
SUBFWB	f, d, a	Subtract f from WREG with borrow	1	0101	01da	ffff	ffff	C, DC, Z, OV, N	1, 2
SUBWF	f, d, a	Subtract WREG from f	1	0101	11da	ffff	ffff	C, DC, Z, OV, N	
SUBWFB	f, d, a	Subtract WREG from f with borrow	1	0101	10da	ffff	ffff	C, DC, Z, OV, N	1, 2
SWAPF	f, d, a	Swap nibbles in f	1	0011	10da	ffff	ffff	None	4
TSTFSZ	f, a	Test f, skip if 0	1 (2 or 3)	0110	011a	ffff	ffff	None	4 1, 2
XORWF	f, d, a	Exclusive OR WREG with f	1	0001	10da	ffff		Z, N	., _
		REGISTER OPERATIONS	1.	0001	iouu			2,11	
BCF	f, b, a	Bit Clear f	1	1001	bbba	ffff	ffff	None	1, 2
BSF	f, b, a	Bit Set f	1	1000	bbba	ffff	ffff	None	1, 2
BTFSC	f, b, a	Bit Test f, Skip if Clear	1 (2 or 3)	1011	bbba	ffff	ffff	None	3, 4
BTFSS	f, b, a	Bit Test f, Skip if Set	1 (2 or 3)	1011	bbba	ffff	ffff	None	3, 4
BTG		Bit Toggle f	1		bbba	ffff	ffff		1, 2
		Dit loggic i	1 -						

**Note** 1: When a PORT register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned.

3: If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

4: Some instructions are 2-word instructions. The second word of these instructions will be executed as a NOP, unless the first word of the instruction retrieves the information embedded in these 16-bits. This ensures that all program memory locations have a valid instruction.

5: If the Table Write starts the write cycle to internal memory, the write will continue until terminated.

<b>TABLE 24-2</b> :	PIC18FXXX INSTRUCTION SET	(CONTINUED)

Mnem	onic,			16-	16-Bit Instruction Word MSb LSb		Status		
Opera	•	Description	Cycles	MSb			Affected	Notes	
CONTROL	OPERATI	ONS							
BC	n	Branch if Carry	1 (2)	1110	0010	nnnn	nnnn	None	
BN	n	Branch if Negative	1 (2)	1110	0110	nnnn	nnnn	None	
BNC	n	Branch if Not Carry	1 (2)	1110	0011	nnnn	nnnn	None	
BNN	n	Branch if Not Negative	1 (2)	1110	0111	nnnn	nnnn	None	
BNOV	n	Branch if Not Overflow	1 (2)	1110	0101	nnnn	nnnn	None	
BNZ	n	Branch if Not Zero	2	1110	0001	nnnn	nnnn	None	
BOV	n	Branch if Overflow	1 (2)	1110	0100	nnnn	nnnn	None	
BRA	n	Branch Unconditionally	1 (2)	1101	0nnn	nnnn	nnnn	None	
BZ	n	Branch if Zero	1 (2)	1110	0000	nnnn	nnnn	None	
CALL	n, s	Call subroutine1st word	2	1110	110s	kkkk	kkkk	None	
		2nd word		1111	kkkk	kkkk	kkkk		
CLRWDT	_	Clear Watchdog Timer	1	0000	0000	0000	0100	TO, PD	
DAW	_	Decimal Adjust WREG	1	0000	0000	0000	0111	С	
GOTO	n	Go to address 1st word	2	1110	1111	kkkk	kkkk	None	
		2nd word		1111	kkkk	kkkk	kkkk		
NOP	_	No Operation	1	0000	0000	0000	0000	None	
NOP	—	No Operation	1	1111	XXXX	XXXX	XXXX	None	4
POP	—	Pop top of return stack (TOS)	1	0000	0000	0000	0110	None	
PUSH	—	Push top of return stack (TOS)	1	0000	0000	0000	0101	None	
RCALL	n	Relative Call	2	1101	1nnn	nnnn	nnnn	None	
RESET		Software device RESET	1	0000	0000	1111	1111	All	
RETFIE	S	Return from interrupt enable	2	0000	0000	0001	000s	GIE/GIEH, PEIE/GIEL	
RETLW	k	Return with literal in WREG	2	0000	1100	kkkk	kkkk	None	
RETURN	s	Return from Subroutine	2	0000	0000	0001	001s	None	
SLEEP	_	Go into Standby mode	1	0000	0000	0000	0011	TO, PD	

**Note** 1: When a PORT register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned.

3: If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

4: Some instructions are 2-word instructions. The second word of these instructions will be executed as a NOP, unless the first word of the instruction retrieves the information embedded in these 16-bits. This ensures that all program memory locations have a valid instruction.

5: If the Table Write starts the write cycle to internal memory, the write will continue until terminated.

#### TABLE 24-2: PIC18FXXX INSTRUCTION SET (CONTINUED)

Mnem	ionic,	Description		16-Bit Instruction Word		Status	Natar		
Oper	ands	Description	Cycles MSb LS		LSb	Affected	Notes		
LITERAL C	PERATIO	NS							
ADDLW	k	Add literal and WREG	1	0000	1111	kkkk	kkkk	C, DC, Z, OV, N	
ANDLW	k	AND literal with WREG	1	0000	1011	kkkk	kkkk	Z, N	
IORLW	k	Inclusive OR literal with WREG	1	0000	1001	kkkk	kkkk	Z, N	
LFSR	f, k	Move literal (12-bit) 2nd word	2	1110	1110	00ff	kkkk	None	
		to FSRx 1st word		1111	0000	kkkk	kkkk		
MOVLB	k	Move literal to BSR<3:0>	1	0000	0001	0000	kkkk	None	
MOVLW	k	Move literal to WREG	1	0000	1110	kkkk	kkkk	None	
MULLW	k	Multiply literal with WREG	1	0000	1101	kkkk	kkkk	None	
RETLW	k	Return with literal in WREG	2	0000	1100	kkkk	kkkk	None	
SUBLW	k	Subtract WREG from literal	1	0000	1000	kkkk	kkkk	C, DC, Z, OV, N	
XORLW	k	Exclusive OR literal with WREG	1	0000	1010	kkkk	kkkk	Z, N	
DATA MEN	$IORY \leftrightarrow P$	<b>ROGRAM MEMORY OPERATIONS</b>							
TBLRD*		Table Read	2	0000	0000	0000	1000	None	
TBLRD*+		Table Read with post-increment		0000	0000	0000	1001	None	
TBLRD*-		Table Read with post-decrement		0000	0000	0000	1010	None	
TBLRD+*		Table Read with pre-increment		0000	0000	0000	1011	None	
TBLWT*		Table Write	2 (5)	0000	0000	0000	1100	None	
TBLWT*+		Table Write with post-increment		0000	0000	0000	1101	None	
TBLWT*-		Table Write with post-decrement		0000	0000	0000	1110	None	
TBLWT+*		Table Write with pre-increment		0000	0000	0000	1111	None	

**Note** 1: When a PORT register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned.

3: If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

4: Some instructions are 2-word instructions. The second word of these instructions will be executed as a NOP, unless the first word of the instruction retrieves the information embedded in these 16-bits. This ensures that all program memory locations have a valid instruction.

5: If the Table Write starts the write cycle to internal memory, the write will continue until terminated.

### 24.1 Instruction Set

ADD	DLW	ADD liter	ral to W			
Synt	ax:	[label] A	ADDLW	k		
Оре	rands:	$0 \le k \le 25$	55			
Ope	ration:	(W) + k –	→ W			
Statu	us Affected:	N, OV, C,	DC, Z			
Enco	oding:	0000	1111	kkk	k	kkkk
Desc	cription:	The contents of W are added to th 8-bit literal 'k' and the result is placed in W.				
Word	ds:	1				
Cycl	es:	1				
QC	ycle Activity:					
	Q1	Q2	Q	3		Q4
	Decode	Read literal 'k'	Proce Data		Wr	ite to W
<u>Exar</u>	<u>nple</u> :	ADDLW	0x15			
	Before Instru	ction				
W = 0x10						
	After Instruct					
	W =	0x25				

ADDWF	ADD W to	o f			
Syntax:	[ label ] A	DDWF	f [,d [,a] f [,d [,		] f [,d [,a]
Operands:	$0 \le f \le 25$ $d \in [0,1]$ $a \in [0,1]$				
Operation:	(W) + (f) -	$\rightarrow$ dest			
Status Affected:	N, OV, C,	DC, Z			
Encoding:	0010	01da	fff	f	ffff
Description:	Add W to result is s result is s (default). Bank will BSR is us	tored in tored ba If 'a' is 0 be selec	W. If ick in ), the .	'd' is regi Acc	s 1, the ster 'f' ess
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1	Q2	Q	3		Q4
Decode	Read register 'f'	Proce Data			/rite to stination
Example:	ADDWF	REG,	0, 0		
Before Instru	uction				
W REG	= 0x17 = 0xC2				
After Instruct	tion				
1.47					

	•	
W	=	0xD9
REG	=	0xC2

ADDWFC	ADD W ar	nd Carry b	it to f			
Syntax:	[ <i>label</i> ] A[	[ <i>label</i> ] ADDWFC f [,d [,a]				
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$	5				
Operation:	(W) + (f) +	$(C) \rightarrow des$	t			
Status Affected:	N,OV, C, [	DC, Z				
Encoding:	0010	00da :	ffff	ffff		
Description:	Add W, the Carry Flag and data memory location 'f'. If 'd' is 0, the result is placed in W. If 'd' is 1, the result is placed in data memory loc tion 'f'. If 'a' is 0, the Access Bank will be selected. If 'a' is 1, the BSF will not be overridden.					
Words:	1					
Cycles:	1					
Q Cycle Activity:						
,,						
Q1	Q2	Q3		Q4		
	Q2 Read register 'f'	Q3 Process Data	Wi	Q4 rite to ination		
Q1	Read	Process	Wi dest	rite to		

ANDLW	AND literal with W						
Syntax:	[label] A	[ <i>label</i> ] ANDLW k					
Operands:	$0 \le k \le 25$	$0 \le k \le 255$					
Operation:	(W) .AND	$k \to W$					
Status Affected:	N,Z						
Encoding:	0000	0000 1011 kkkk kkk					
Description:	The conte the 8-bit li placed in	teral 'k'.					
Words:	1						
Cycles:	1						
Q Cycle Activity	:						
Q1	Q2	Q3	6		Q4		
Decode	Read literal 'k'	Proce Data		Wr	ite to W		
Example:	ANDLW	0x5F					
Before Instru	uction						

W	=	0xA3
After Instru	ction	
W	=	0x03

address (HERE)

1; address (HERE+12)

0; address (HERE+2)

=

= =

ANDWF	AND W with f	BC	Branch if	Carry	
Syntax:	[ <i>label</i> ] ANDWF f[,d[,a]	Syntax:	[ <i>label</i> ] B	C n	
Operands:	$0 \leq f \leq 255$	Operands:	-128 ≤ n ≤	127	
	d ∈ [0,1] a ∈ [0,1]	Operation:	if carry bit (PC) + 2	is '1' $2 + 2n \rightarrow PC$	
Operation:	(W) .AND. (f) $\rightarrow$ dest	Status Affected:	None		
Status Affected:	N,Z	Encoding:	1110	0010 nn	nn nnnn
Encoding:	0001 01da ffff ffff	Description:	If the Carr	y bit is '1', th	ien the
Description:	The contents of W are AND'ed with register 'f'. If 'd' is 0, the result is stored in W. If 'd' is 1, the result is stored back in register 'f' (default). If 'a' is 0, the Access Bank will be selected. If 'a' is 1, the BSR will not be overridden (default).		added to the have increction instruction PC+2+2n.	mplement n he PC. Since mented to for the new ac	umber '2n' is the PC will etch the next Idress will be ction is then
Words:	1	Words:	1		
Cycles:	1	Cycles:	1(2)		
Q Cycle Activity:		Q Cycle Activity	/:		
Q1	Q2 Q3 Q4	If Jump:			
Decode	Read Process Write to	Q1	Q2	Q3	Q4
	register 'f' Data destination	Decode	Read literal 'n'	Process Data	Write to PC
Example:	ANDWF REG, 0, 0	No operation	No operation	No operation	No operation
Before Instru	iction	If No Jump:			F
W REG	= 0x17 = 0xC2	Q1	Q2	Q3	Q4
After Instruct		Decode	Read literal	Process	No
W	= 0x02		'n'	Data	operation
REG	= 0xC2	Example:	HERE	BC 5	
		Before Instr	ruction		

PC

After Instruction

If Carry PC If Carry PC

BCF	Bit Clear	F						
Syntax:	[ <i>label</i> ] B	CF f,l	b[,a]					
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ 0 \leq b \leq 7 \\ a \in [0,1] \end{array}$	• - • - •						
Operation:	$0 \rightarrow f \le b >$	$0 \rightarrow f \le b >$						
Status Affected:	None							
Encoding:	1001	bbba	ffff	ffff				
Description:	<ul> <li>Bit 'b' in register 'f' is cleared. If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default).</li> </ul>							
Words:	1							
Cycles:	1							
Q Cycle Activity:								
Q1	Q2	Q3	5	Q4				
Decode	Read register 'f'	Proce Data		Write gister 'f'				
Example:	BCF F	LAG_RE	G, 7,	0				
Before Instruction FLAG_REG = 0xC7 After Instruction FLAG_REG = 0x47								

BN	Branch if	Negati	ve				
Syntax:	[ <i>label</i> ] B	[ <i>label</i> ] BN n					
Operands:	-128 ≤ n ≤	127					
Operation:		if negative bit is '1' (PC) + 2 + 2n $\rightarrow$ PC					
Status Affected:	None						
Encoding:	1110	0110	nnni	n	nnnn		
	program v The 2's cc added to t have incre instruction PC+2+2n. a two-cycl	ompleme he PC. emented a, the ne This in	ent nui Since I to fet w add istruct	the ch t	PC withe new s will b		
Words:	1						
Cycles:	1(2)						
Q Cycle Activity If Jump:	:						
Q1	Q2	Q3	3		Q4		
Decode	Read literal 'n'	Proce Data		Writ	e to PC		
No	No	No			No		
operation	operation	operat	ion	ope	eration		
If No Jump:	_				_		
Q1	Q2	Q3			Q4		
Decode	Read literal	Proce			No		
	'n'	Data	4	ope	eration		
Example:	HERE	BN	Jump				
Before Instru	uction						

Before Instruction	า		
PC	=	address	(HERE)
After Instruction			
If Negative	=	1;	
РC	=	address	(Jump)
If Negative	=	0;	
PC	=	address	(HERE+2)

BNC	Branch if	Not Carry		BNN		Branch if	Not Negati	ve	
Syntax:	[ <i>label</i> ] B	NC n		Syntax:		[ <i>label</i> ] B	[ <i>label</i> ] BNN n		
Operands:	-128 ≤ n ≤	127		Operands	S:	$-128 \le n \le 127$			
Operation:	if carry bit (PC) + 2 +			Operatior	1:		if negative bit is '0' (PC) + 2 + 2n $\rightarrow$ PC		
Status Affected:	None			Status Aff	fected:	None			
Encoding:	1110	0011 nn	nn nnnn	Encoding	:	1110	0111 nr	inn nnnn	
Description:	program w The 2's co added to t have incre instruction PC+2+2n.	mplement n he PC. Since mented to for the new acc	umber '2n' is the PC will etch the next dress will be ction is then	Descriptio	on:	program w The 2's co added to t have incre- instruction PC+2+2n.	mplement n he PC. Sind mented to f , the new ac	number '2n' is ce the PC wil etch the next ddress will be ction is then	
Words:	1			Words:		1			
Cycles:	1(2)			Cycles:		1(2)			
Q Cycle Activity If Jump:	:			Q Cycle If Jump:	Activity:				
Q1	Q2	Q3	Q4	-	Q1	Q2	Q3	Q4	
Decode	Read literal 'n'	Process Data	Write to PC	De	code	Read literal 'n'	Process Data	Write to PC	
No	No	No	No		No	No	No	No	
operation If No Jump:	operation	operation	operation	ope If No Jun	eration	operation	operation	operation	
Q1	Q2	Q3	Q4		np. Q1	Q2	Q3	Q4	
Decode	Read literal 'n'	Process Data	No operation		code	Read literal 'n'	Process Data	No operation	
<u>Example</u> :	HERE	BNC Jump	)	Example:		HERE	BNN Jum <u>r</u>	D	
Before Instru PC After Instruc If Carry	= ad	dress (HERE	)	After	re Instru PC Instruct	= ad	dress (HERE	:)	
PC If Carry PC	= ad = 1;	dress (Jump) dress (HERE			PC If Negativ PC	= ad /e = 1;	dress (Jump dress (HERE		

BNOV	Branch if	Not Overflo	w	BNZ		Branch if	Not Zero	
Syntax:	[ <i>label</i> ] B	NOV n		Synt	ax:	[ <i>label</i> ] B	NZ n	
Operands:	-128 ≤ n ≤	127		Ope	rands:	-128 ≤ n ≤	127	
Operation:	if overflow (PC) + 2 +	v bit is '0' · 2n → PC		Оре	ration:		if zero bit is '0' (PC) + 2 + 2n $\rightarrow$ PC	
Status Affected	: None			State	us Affected:	None		
Encoding:	1110	0101 nn	nn nnnn	Enco	oding:	1110	1110 0001 nnnn n	
Description:	program v The 2's co added to t have incre instruction PC+2+2n	he PC. Since mented to fe	umber '2n' is the PC will etch the next ldress will be ction is then	Des	cription:	program w The 2's cc added to t have incre instruction PC+2+2n.	If the Zero bit is '0', then the program will branch. The 2's complement number '2r added to the PC. Since the PC have incremented to fetch the r instruction, the new address wil PC+2+2n. This instruction is the a two-cycle instruction.	
Words:	1			Wor	ds:	1		
Cycles:	1(2)			Cycl	es:	1(2)		
Q Cycle Activit If Jump:	y:				ycle Activity ump:	<i>'</i> :		
Q1	Q2	Q3	Q4		Q1	Q2	Q3	Q4
Decode	Read literal 'n'	Process Data	Write to PC		Decode	Read literal 'n'	Process Data	Write to PC
No operation	No operation	No operation	No operation		No operation	No operation	No operation	No operation
If No Jump:				lf N	o Jump:			
Q1	Q2	Q3	Q4		Q1	Q2	Q3	Q4
Decode	Read literal 'n'	Process Data	No operation		Decode	Read literal 'n'	Process Data	No operation
Example: Before Inst PC After Instru If Over Pr If Over P	= ad iction flow = 0; C = ad flow = 1;	BNOV Jump dress (HERE dress (Jump dress (HERE	)	<u>Exa</u>	mple: Before Instr PC After Instruc If Zero PC If Zero PC	= ad ction = 0; = ad = 1;	BNZ Jump dress (HERE) dress (Jump) dress (HERE+	

BRA		Unconditi	onal Branc	h	BSF	Bit Set f				
Syntax:		[ <i>label</i> ] B	RA n		Syntax:	[ label ]	BSF f,b[,a]			
Operand	ds:	-1024 ≤ n	≤ 1023		Operands:	$0 \le f \le 25$	55			
Operatio	on:	(PC) + 2 +	$2n \rightarrow PC$			0 ≤ b ≤ 7 a ∈ [0,1]				
Status A	ffected:	None			Operation:	$1 \rightarrow f < b >$				
Encoding	g:	1101	0nnn nn	nn nnnn	Status Affe		None			
Descript	ion:	Add the 2'	s compleme	nt number						
•		'2n' to the	PC. Since t	he PC will	Encoding:	1000	bbba ff	ff ffff		
	have incremented to fetch the next		Description		Bit 'b' in register 'f' is set. If 'a' is 0					
instruction, the new		•			Access Bank will be sel		,			
			This instruc	ction is a		•		f 'a' = 1, then		
		two-cycle	instruction.			the bank BSR valu		ed as per the		
Words:		1					JC.			
Cycles:		2			Words:	1				
Q Cycle	e Activity	:			Cycles:	1				
	Q1	Q2	Q3	Q4	Q Cycle A	ctivity:				
D	ecode	Read literal	Process	Write to PC	Q	1 Q2	Q3	Q4		
		'n'	Data		Deco		Process	Write		
	No	No	No	No		register 'f'	Data	register 'f'		
ор	eration	operation	operation	operation	<b>E</b> uropean la c					
					Example:	BSF	FLAG_REG, '	7, 1		
Example	<u>ə</u> :	HERE	BRA Jump			Instruction				
Befo	ore Instru	uction					x0A			
	PC	= ade	dress (HERE	)		nstruction				
Afte	er Instruc	tion			FL	$AG_REG = 0$	x8A			
	PC	= ad	dress (Jump	)						

BTF	SC	Bit Test Fi	le, Skip if Cle	ear	BTF	SS	Bit Test Fi	le, Skip if Se	t
Synta	ax:	[ <i>label</i> ] BT	FSC f,b[,a]		Synt	ax:	[ <i>label</i> ] BT	FSS f,b[,a]	
Oper	ands:	$0 \le f \le 255$			Ope	rands:	$0 \le f \le 255$		
•		$0 \le b \le 7$					$0 \le b < 7$		
		a ∈ [0,1]					a ∈ [0,1]		
Oper	ation:	skip if (f <b></b>	>) = 0		Ope	ration:	skip if (f <b< td=""><td>&gt;) = 1</td><td></td></b<>	>) = 1	
Statu	is Affected:	None			Statu	us Affected:	None		
Enco	oding:	1011	bbba ff:	ff ffff	Enco	oding:	1010	bbba ffi	ff ffff
Desc	ription:	next instruct If bit 'b' is 0 fetched dur execution is executed in two-cycle in Access Bar riding the E	egister 'f' is 0, tion is skippe , then the nex ing the currer s discarded, a hstead, makin hstruction. If 'a hk will be selected (SR value. If ' ill be selected (default).	ed. At instruction and a NOP is g this a a' is 0, the ected, over- a' = 1, then	Des	cription:	next instruct If bit 'b' is 1 fetched dur tion execut NOP is exec a two-cycle Access Bar riding the E	egister 'f' is 1, ction is skippe , then the new ring the curren ion, is discarc cuted instead, instruction. I nk will be selected 3SR value. If ' ill be selected (default).	ed. At instruction nt instruc- ded and a , making this f 'a' is 0, the ected, over- a' = 1, then
Word	ls:	1	()		Wor	ds:	1	()	
Cycle	es:		ycles if skip a a 2-word insti		Cycl	es:		cycles if skip a a 2-word inst	
QC	ycle Activity:				QC	cycle Activity:			
	Q1	Q2	Q3	Q4		Q1	Q2	Q3	Q4
	Decode	Read register 'f'	Process Data	No operation		Decode	Read register 'f'	Process Data	No operation
lf sk	ip:	-	•		lf sł	kip:			
	Q1	Q2	Q3	Q4		Q1	Q2	Q3	Q4
	No	No	No	No		No	No	No	No
lfek	operation ip and follow	operation	operation	operation	lfel	operation	operation	operation	operation
11 31	Q1	Q2	Q3	Q4	11 51	Q1	Q2	Q3	Q4
	No	No	No	No		No	No	No	No
	operation	operation	operation	operation		operation	operation	operation	operation
	No operation	No operation	No operation	No operation		No operation	No operation	No operation	No operation
	n <u>ple</u> : Before Instruc PC After Instructi	FALSE : TRUE : Ction = add	FFSC FLAG ress (HERE)	, 1, 0		<u>mple</u> : Before Instru PC After Instructi	FALSE : TRUE : ction = add	IFSS FLAG	, 1, 0
	If FLAG<1 PC If FLAG<1 PC	= add  > = 1;	ress (TRUE) ress (False)			If FLAG<′ PC If FLAG<′ PC	= add 1> = 1;	ress (False)	

BTG	Bit Toggle f						
Syntax:	[ <i>label</i> ] BTG f,b[,a]						
Operands:	0 ≤ f ≤ 255 0 ≤ b < 7 a ∈ [0,1]						
Operation:	$(\overline{f} \overline{b}) \to f \overline{b}$						
Status Affecte	None	None					
Encoding:	0111 bbba f	fff ffff					
Description: Bit 'b' in data memory location 'f' is inverted. If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default).							
Words:	1						
Cycles:	1						
Q Cycle Activ	y:						
Q1	Q2 Q3	Q4					
Decode	Read Process register 'f' Data	Write register 'f'					
Example: Before In:	BTG PORTC, 4,	0					
POR							
After Inst							

Sunt	OV:	[/aba/] B	OV n					
Synt			[]					
Ope	rands:	-128 ≤ n ≤	127					
Ope	ration:		if overflow bit is '1' (PC) + 2 + 2n $\rightarrow$ PC					
State	us Affected:	None						
Enco	oding:	1110	0100	nnn	n nnnn			
Des	cription:	added to t have incre instructior	vill branc ompleme he PC. emented n, the new . This in	ch. ent nu Since to fe w ado struc	mber '2n' the PC w tch the new dress will b tion is ther			
Wor	ds:	1						
Cycl	es:	1(2)						
	Cycle Activity: ump: Q1	Q2	Q3		Q4			
	Decode	Read literal 'n'	Proces	SS	Write to PC			
	No operation	No operation	No operati	on	No operation			
lf N	o Jump:							
	Q1	Q2	Q3		Q4			
	Decode	Read literal	Proces		No			
		'n'	Data	l	operation			
<u>Exa</u>	<u>mple</u> :	'n' HERE		Jump	operation			

Syntax: Operands: Operation: Status Affected: Encoding: Description: Words:	None 1110 If the Zercy program v The 2's cc added to t have increa- instruction PC+2+2n.	127	I In the umber '2n' is e the PC will etch the next dress will be ction is then
Operation: Status Affected: Encoding: Description:	if Zero bit (PC) + 2 + None 1110 If the Zerc program v The 2's cc added to t have incre instruction PC+2+2n. a two-cycl 1	is '1' $2n \rightarrow PC$ bit is '1', the vill branch. omplement nu he PC. Since emented to fe i, the new ad This instruct	I In the umber '2n' is e the PC will etch the next dress will be ction is then
Status Affected: Encoding: Description:	(PC) + 2 + None It lillo If the Zerc program v The 2's cc added to t have incre- instruction PC+2+2n. a two-cycl 1	$2n \rightarrow PC$ 0000 nm p bit is '1', the will branch. mplement nu he PC. Since mented to fe the new ad This instruct	I In the umber '2n' is e the PC will etch the next dress will be ction is then
Encoding: Description:	1110 If the Zerc program v The 2's co added to t have incre instruction PC+2+2n. a two-cycl 1	bit is '1', the vill branch. omplement nu he PC. Sinc emented to fe n, the new ad This instruc	I In the umber '2n' is e the PC will etch the next dress will be ction is then
Description:	If the Zerc program v The 2's cc added to t have incre instruction PC+2+2n. a two-cycl	bit is '1', the vill branch. omplement nu he PC. Sinc emented to fe n, the new ad This instruc	I In the umber '2n' is e the PC will etch the next dress will be ction is then
	program v The 2's cc added to t have incre instruction PC+2+2n. a two-cycl	vill branch. omplement nu he PC. Sinc emented to fe n, the new ad This instruc	umber '2n' is e the PC will etch the next dress will be ction is then
Words:			
	1(2)		
Cycles:	1(4)		
Q Cycle Activity: If Jump:			
Q1	Q2	Q3	Q4
Decode	Read literal 'n'	Process Data	Write to PC
No	No	No	No
operation If No Jump:	operation	operation	operation
Q1	Q2	Q3	Q4
Decode	Read literal 'n'	Process Data	No operation
Example:	HERE	BZ Jump	
Before Instru PC After Instruc	= ad	dress (HERE)	)
After Instruc If Zero PC If Zero PC	= 1; = ad = 0;	dress (Jump) dress (HERE-	

CALL	Subrouti	ne Call						
Syntax:	[label]	CALL k	: [,s]					
Operands:	$0 \le k \le 10$ s $\in$ [0,1]	48575						
Operation:	$\begin{array}{l} (PC) + 4 \\ k \rightarrow PC < 2 \\ \text{if } s = 1 \\ (W) \rightarrow W \\ (STATUS) \\ (BSR) \rightarrow \end{array}$	20:1>, S, ) → STA	TUSS,					
Status Affected:	None	None						
Encoding: 1st word (k<7:0> 2nd word(k<19:8		110s k <sub>19</sub> kkk	k <sub>7</sub> kkk kkkk	kkkk <sub>0</sub> kkkk <sub>8</sub>				
	memory r address (l return sta STATUS a also push shadow re and BSRS occurs (de value 'k' is CALL is a	PC+ 4) is ck. If 's' and BSF ed into t egisters, S. If 's' = efault). T s loaded	s pushed = 1, the R register heir resp WS, ST = 0, no u Fhen, the I into PC	onto the W, s are ective ATUSS odate 20-bit <20:1>.				
Words:	2	•						
Cycles:	2							
Q Cycle Activity:								
Q1	Q2	Q	3	Q4				
Decode	Read literal 'k'<7:0>,	Push P stac	k 'k'	ad literal <19:8>, ite to PC				
No operation	No operation	No operat		No peration				
Example:	HERE	CALL	THERE,	1				
Before Instru PC	= address	<b>S</b> (HERE	)					
After Instruct PC TOS WS BSRS STATUS	= address = address = W = BSR	s (HERE	E) + 4)					

CLR	F	Clear f			C	CLRWDT	Clear	Wat	chdog	Time	r
Synt	ax:	[ <i>label</i> ] CLI	RF f[,a]		S	Syntax:	[ label	] C	LRWD	Т	
Ope	rands:	$0 \le f \le 255$	5		C	Operands:	None				
		a ∈ [0,1]			C	Operation:	000h -		,		
Ope	ration:	$\begin{array}{c} 000h \rightarrow f \\ 1 \rightarrow Z \end{array}$							DT pos	stscale	er,
Ctati	is Affected:	$T \rightarrow Z$					$1 \rightarrow \underline{T}$ $1 \rightarrow \underline{P}$				
					S	Status Affected					
	oding:	0110	101a ffi		E	Encoding:	0000		0000	000	0 0100
Desc	cription:		contents of t 'a' is 0, the A			Description:			structio		
		•	ected, overric		-						resets the
			i' = 1, then th				<u>.                                    </u>		-		Status bits
		be selecte (default).	d as per the	BSR value				d PL	) are se	et.	
Word		1			-	Vords:	1				
		1			C	Cycles:	1				
Cycl		•				Q Cycle Activi	•				_
QC	ycle Activity:		02	04		Q1	Q2		Q3		Q4
	Q1 Decode	Q2 Read	Q3 Process	Q4 Write		Decode	No operatio	n	Proce Data		No operation
	Decode	register 'f'	Data	register 'f'		<u> </u>	oporado		Duit	~	oportuitori
					E	Example:	CLRWD	Г			
<u>Exar</u>	<u>nple</u> :	CLRF	FLAG_REG,	1		Before Ins	truction				
	Before Instru						Counter	=	?		
	FLAG_RI After Instruct		5A			After Instru	uction Counter	=	0x00		
	FLAG_R		00				Postscaler	=	0		
						PD		=	1		

COMF	Complem	ent f						
Syntax:	[label] C	COMF	f [,d [,a	]				
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$	a ∈ [0,1]						
Operation:	$(\overline{f}) \rightarrow de$	$(\overline{f}) \rightarrow dest$						
Status Affected:	N, Z							
Encoding:	0001	11da	ffff	ffff				
Description: The contents of register 'f' are com plemented. If 'd' is 0, the result is stored in W. If 'd' is 1, the result is stored back in register 'f' (default). If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default).								
Words:	1							
Cycles:	1							
Q Cycle Activity:								
Q1	Q2	Q3		Q4				
Decode	Read register 'f'	Proces Data		Vrite to stination				
Example:	COMF	REG, C	), 0					
Before Instru REG After Instructi	= 0x13							
REG W	= 0x13 = 0xEC							

CPFSEQ	Compare	f with W, sk	ip if f = W				
Syntax:	[label] C	CPFSEQ f	,a]				
Operands:	0 ≤ f ≤ 255 a ∈ [0,1]	0 ≤ f ≤ 255 a ∈ [0,1]					
Operation:		(f) - (W), skip if $(f) = (W)$ (unsigned comparison)					
Status Affected:	None	companson					
Encoding:	0110	001a fff	f ffff				
Description:	memory lc of W by pe subtraction If 'f' = W, t tion is disc cuted inste two-cycle Access Ba riding the I the bank w	Compares the contents of data memory location 'f' to the contents of W by performing an unsigned subtraction. If 'f' = W, then the fetched instruc- tion is discarded and a NOP is exe- cuted instead, making this a two-cycle instruction. If 'a' is 0, the Access Bank will be selected, over- riding the BSR value. If 'a' = 1, then the bank will be selected as per the					
Words:	BSR value	e (delauit).					
Cycles:	1(2)						
Q Cycle Activity	Note: 3 o by	cycles if skip a 2-word ins					
Q1	Q2	Q3	Q4				
Decode	Read	Process	No				
lf skip:	register 'f'	Data	operation				
Q1	Q2	Q3	Q4				
No	No	No	No				
operation	operation	operation	operation				
If skip and follov	ved by 2-wore	d instruction:					
Q1	Q2	Q3	Q4				
No	No	No	No				
operation No	operation No	operation No	operation No				
operation	operation	operation	operation				
Example:	HERE NEQUAL EQUAL	CPFSEQ REG : :	÷, 0				
Before Instru							
PC Addr		RE					
W REG	= ? = ?						
	-						
Atter Instruc							
After Instruc If REG	= W;						
If REG PC	= Ad	dress (EQUA	L)				
If REG	= Ad ≠ W;	dress (EQUA					

CPF	SGT	Compare	f with W	V, skip i	ff>W	
Syn	tax:	[ <i>label</i> ] (	CPFSGT	f [,a]		
Ope	rands:	0 ≤ f ≤ 258 a ∈ [0,1]	5			
Оре	ration:	(f) – (W), skip if (f) > (unsigned		ison)		
Stat	us Affected:	None				
Enc	oding:	0110	010a	ffff	ffff	
Des	cription:	Compares the contents of data memory location 'f' to the contents of the W by performing an unsigned subtraction. If the contents of 'f' are greater tha the contents of WREG, then the fetched instruction is discarded an a NOP is executed instead, making this a two-cycle instruction. If 'a' is 0, the Access Bank will be selected, overriding the BSR value If 'a' = 1, then the bank will be selected as per the BSR value (default).				
Wor	ds:	1				
Cyc	les:		cycles if a 2-wor		followed	
QC	Cycle Activity:					
	Q1	Q2	Q3		Q4	
	Decode	Read	Proces		No	
lf sl	(in:	register 'f'	Data	op	peration	
11 31	αp. Q1	Q2	Q3		Q4	
	No	No	No		No	
	operation	operation	operati		peration	
lf sl	kip and follow	-		tion:		
	Q1	Q2	Q3		Q4	
	No operation	No operation	No operati		No peration	
	No	No	No		No	
	operation	operation	operati	on op	peration	
Example:		HERE NGREATER GREATER		T REG,	0	
	Before Instru	iction				
	PC		ddress (H	HERE)		
	W	= ?				
	After Instruct	> W	,			
	PC If REG	= Ac ≤ W		REATER	)	
	PC			IGREATE	R)	

CPF	SLT	Compare	f with W, sk	ip if f < W			
Synt	ax:	[label] (	CPFSLT f[,	a]			
Оре	rands:	0 ≤ f ≤ 255 a ∈ [0,1]	5				
Оре	ration:						
Statu	us Affected:	None					
Enco	oding:	0110	000a fff	f ffff			
	cription:	Compares the contents of data memory location 'f' to the contents of W by performing an unsigned subtraction. If the contents of 'f' are less than the contents of W, then the fetched instruction is discarded and a NOP is executed instead, making this a two-cycle instruction. If 'a' is 0, the Access Bank will be selected. If 'a' is 1, the BSR will not be overridden (default).					
Wor	ds:	1					
Cycl		by	cycles if skip a 2-word ins				
QC	ycle Activity: Q1	Q2	Q3	Q4			
	Decode	Read	Process	No			
	Debbue	register 'f'	Data	operation			
lf sł	kip:						
	Q1	Q2	Q3	Q4			
	No	No	No	No			
lfel	operation	operation	operation d instruction:	operation			
11 51	Q1	Q2	Q3	Q4			
	No	No	No	No			
	operation	operation	operation	operation			
	No operation	No operation	No operation	No operation			
Example:		NLESS	NLESS :				
	Before Instru PC		dress (HERE)	)			
	W	= ?		T			
	After Instruct	tion					
	If REG	< W;					
	PC If REG	= Ad ≥ W;	dress (LESS)	)			
	PC		dress (NLESS	5)			

DAW	Decimal A	Adjust W Re	gister	DEC	CF	Decreme	nt f		
Syntax:	[label] D	[ <i>label</i> ] DAW		Syn	tax:	[label] [	[ <i>label</i> ] DECF f[,d[,a]		
Operands:	None			Ope	rands:	$0 \le f \le 25$	5		
Operation:					d ∈ [0,1]				
	(W<3:0>) else	+ 6 $\rightarrow$ W<3:0	)>;	000	ration:	a ∈ [0,1] (f) – 1 → 0	laat		
		→ W<3:0>;		•	us Affected:	$(I) = I \rightarrow C$ C, DC, N,			
					oding:				
		+ 6 $\rightarrow$ W<7:4			0	0000	01da ff		
	(W<7.4/) else	$+ 0 \rightarrow VV \land I$	+~,	Des	cription:		ored in W. If	If 'd' is 0, the 'd' is 1, the	
	(W<7:4>)	→ W<7:4>;				result is st	ored back ir	register 'f'	
Status Affected:	С						f 'a' is 0, the		
Encoding:	0000	0000 000	0 0111				be selected, alue. If 'a' =		
Description:	•	sts the eight-				bank will b	e selected a		
	W, resulting from the earlier addi- tion of two variables (each in				BSR value	e (default).			
		CD format) ar		Wor		1			
		acked BCD		Сус		1			
Words:	1			Q(	Cycle Activity			<b>.</b> .	
Cycles:	1				Q1 Decode	Q2 Read	Q3 Process	Q4 Write to	
Q Cycle Activity	:				Decode	register 'f'	Data	destination	
Q1	Q2	Q3	Q4						
Decode	Read register W	Process Data	Write W	<u>Exa</u>	mple:	DECF	CNT, 1, 0		
	logiotoi II	2414			Before Instru				
Example1:	DAW				CNT Z	= 0x01 = 0			
Before Instr	uction				After Instruc				
W C	= 0xA5 = 0				CNT Z	= 0x00 = 1			
DC	= 0								
After Instruc	tion								
W C	= 0x05 = 1								
DC Example 2:	= 0								
Before Instr	uction								
W C DC	= 0xCE = 0 = 0								
After Instruc	tion								
W C DC	= 0x34 = 1 = 0								

DEC	FSZ	Decremer	Decrement f, skip if 0			
Synt	ax:	[label] [	DECFSZ f[	,d [,a]]		
Ope	rands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$	5			
Ope	ration:	ration: $(f) - 1 \rightarrow dest$ , skip if result = 0				
State	us Affected:	None				
Enco	oding:	0010	11da ffi	ff fff		
Des	cription:	The contents of register 'f' are dec- remented. If 'd' is 0, the result is placed in W. If 'd' is 1, the result is placed back in register 'f' (default). If the result is 0, the next instruc- tion, which is already fetched, is discarded and a NOP is executed instead, making it a two-cycle instruction. If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default).				
Wor	ds:	1	· · ·			
Cycl		by	ycles if skip a 2-word ins	and followed truction.		
QC	Cycle Activity		00	04		
	Q1 Decode	Q2 Read	Q3 Process	Q4 Write to		
	Decode	register 'f'	Data	destination		
lf sl	kip:					
	Q1	Q2	Q3	Q4		
	No operation	No operation	No operation	No		
lf sl		ved by 2-wor		operation		
	Q1	Q2	Q3	Q4		
	No	No	No	No		
	operation	operation	operation	operation		
	No operation	No operation	No operation	No operation		
<u>Exa</u>	<u>mple</u> :	HERE CONTINUE	DECFSZ GOTO	CNT, 1, 1 LOOP		
	Before Instru PC		6 (HERE)			
	After Instruc CNT If CNT PC If CNT PC	= CNT - 1 = 0; = Address ≠ 0;	G (CONTINUE	:)		

DCF	SNZ	Decreme	Decrement f, skip if not 0			
Synt	ax:	[ <i>label</i> ] D(	CFSNZ	f [,d [,a	1]	
Ope	rands:	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]	5			
Ope	ration:	(f) – 1 → c skip if resu				
Statu	us Affected:	None				
Enco	oding:	0100	11da	ffff	ffff	
Desc	cription:	The contents of register 'f are dec remented. If 'd' is 0, the result is placed in W. If 'd' is 1, the result is placed back in register 'f' (default) If the result is not 0, the next instruction, which is already fetched, is discarded, and a NOP is executed instead, making it a two-cycle instruction. If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' = 1 then the bank will be selected as per the BSR value (default).				
Word	ds:	1				
Cycl	es:		ycles if s a 2-word		followed	
QC	ycle Activity:					
	Q1	Q2	Q3		Q4	
	Decode	Read	Proces	-	Vrite to	
lf sk	in:	register 'f'	Data	de	stination	
11 51	Q1	Q2	Q3		Q4	
1	No	No	No		No	
	operation	operation	operatio		peration	
lf sk	tip and follow	-		ion:		
i	Q1	Q2	Q3		Q4	
	No operation	No operation	No operatio		No peration	
	No	No	No		No	
	operation	operation	operatio	on op	peration	
<u>Example</u> :			OCFSNZ :	TEMP,	1, 0	
	Before Instru TEMP	iction =	?			
	After Instruct	ion				
	TEMP If TEMP	=	TEMP -	1,		
	PC	=		S (ZER	)	
	If TEMP PC	≠ =	0; Addres	S (NZEH	RO)	
				_ (_,	- 1	

GOI	го	Unconditional Branch				
Synt	tax:	[ label ]	GOTO	k		
Ope	rands:	$0 \le k \le 10$	48575			
Ope	ration:	$k \rightarrow PC < 2$	20:1>			
State	us Affected:	None				
1st v	oding: word (k<7:0>) word(k<19:8>		1111 k <sub>19</sub> kkk	k <sub>7</sub> k} kkk	0	
	cription:	GOTO allows an unconditional branch anywhere within entire 2-Mbyte memory range. The 20-bit value 'k' is loaded into PC<20:1>. GOTO is always a two-cycle instruction.				
Wor	ds:	2				
Cycl	es:	2				
QC	Cycle Activity:					
	Q1	Q2	Q	3	Q4	
	Decode	Read literal 'k'<7:0>,	No operat		Read literal 'k'<19:8>, Write to PC	

Example: GOTO THERE

After Instruction

No

operation

PC = Address (THERE)

No

operation

No

operation

No

operation

INCF		In	cremen	t f			
Syntax:		[ /a	abel]	INCF	f [,d [,	a]	
Operan	ds:	d	≤ f ≤ 255 ∈ [0,1] ∈ [0,1]	5			
Operati	on:	(f)	$+1 \rightarrow 0$	dest			
Status /	Affected:	С	, DC, N	, OV, Z			
Encodi	ng:		0010	10da	fff	f	ffff
Descrip		inc pla pla If ' se If '	crement aced in aced ba a' is 0, f lected, a' = 1, f	W. If 'd' ck in reo the Acce	is 0, is 1, t gister ess Ba ng the bank	the he r 'f' (c ank BS will	result is result is default). will be R value. be
Words:		1	,				
Cycles:		1					
Q Cyc	e Activity:						
	Q1		Q2	Q	3		Q4
	Decode		Read ister 'f'	Proce Data			/rite to stination
Exampl	<u>e</u> :	IN	CF	CNT,	1, 0		
Be	fore Instru CNT Z	uctior = = =	0xFF 0				
	C DC	=	? ?				

INCI	FSZ	Increment	Increment f, skip if 0			
Synt	ax:	[label]	NCFSZ f	[,d [,a]		
Ope	rands:	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]	5			
Ope	ration:	(f) + 1 $\rightarrow$ c skip if resu				
Statu	us Affected:	None				
Enco	oding:	0011	11da fi	fff ffff		
Des	cription:	The contents of register 'f' are incremented. If 'd' is 0, the result is placed in W. If 'd' is 1, the result is placed back in register 'f'. (default) If the result is 0, the next instruc- tion, which is already fetched, is discarded, and a NOP is executed instead, making it a two-cycle instruction. If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default).				
Wor	ds:	1	()			
Cycl		by a	vcles if skip a 2-word ins	and followed struction.		
QC	ycle Activity: Q1	Q2	Q3	Q4		
	Decode	Read	Process	Write to		
		register 'f'	Data	destination		
lf sł	-			<u>.</u>		
	Q1	Q2	Q3	Q4		
	No operation	No operation	No operation	No operation		
lf sł	kip and follow					
	Q1	Q2	Q3	Q4		
	No	No	No	No		
	operation	operation	operation	operation		
	No operation	No operation	No operation	No operation		
Example:		HERE ] NZERO : ZERO :		CNT, 1, 0		
	Before Instru	iction				
	PC	= Address	(HERE)			
	After Instruct		1			
	CNT If CNT	= CNT + 1 = 0;				
	PC If CNT	= Address	(ZERO)			
	PC		(NZERO)			

INFSNZ	Incremen	Increment f, skip if not 0			
Syntax:	[/abe/] IN	NFSNZ f	[,d [,a]		
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$				
Operation:	(f) + 1 $\rightarrow$ c skip if resu				
Status Affected:	None				
Encoding:	0100	10da :	ffff	ffff	
Description:	The contents of register 'f are incremented. If 'd' is 0, the result is placed in W. If 'd' is 1, the result is placed back in register 'f' (default). If the result is not 0, the next instruction, which is already fetched, is discarded, and a NOP is executed instead, making it a two-cycle instruction. If 'a' is 0, the Access Bank will be selected, over- riding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default).				
Words:	1	,			
Cycles: 1(2) Note: 3 cycles if skip and followe by a 2-word instruction.					
Q Cycle Activity:				_	
Q1	Q2	Q3		Q4	
Decode	Read register 'f'	Process Data		/rite to stination	
lf skip:	logicter i	2414			
Q1	Q2	Q3		Q4	
No	No	No		No	
operation	operation	operation		eration	
If skip and follow	-		on:	04	
Q1 No	Q2 No	Q3 No		Q4 No	
operation	operation	operation	a la	eration	
No	No	No		No	
operation	operation	operation	n op	eration	
Example:	HERE ZERO NZERO	INFSNZ F	REG, 1	, 0	
Before Instru PC	iction = Address	6 (HERE)			
After Instruct REG If REG PC If REG PC	tion = REG + 7 ≠ 0; = Address = 0; = Address	6 (NZERO)			

IORLW		Inclusiv	e OR lite	ral witl	h W
Syntax:		[ label ]	IORLW	k	
Operands:		$0 \le k \le 2$	255		
Operation:		(W) .OR	$k \rightarrow W$		
Status Affect	ted:	N, Z			
Encoding:		0000	1001	kkkk	kkkk
Description:			t-bit litera		R'ed with e result is
Words:		1			
Cycles:		1			
Q Cycle Ac	tivity:				
Q1		Q2	Q	3	Q4
Deco	de	Read literal 'k'	Proce Data		Write to W
Example:		IORLW	0x35		
Before	Instru	ction			
W		= 0x9A			
After In	struct	ion			
W		= 0xBF			

	Inclusive	OR W v	vith f	
Syntax:	[ label ]	IORWF	f [,d	[,a]
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$	5		
Operation:	(W) .OR. (	$(f) \rightarrow des$	st	
Status Affected:	N, Z			
Encoding:	0001	00da	ffff	ffff
	is 0, the re is 1, the re register 'f' Access Ba riding the the bank v BSR value	esult is p (default ank will t BSR val vill be se	laced l ). If 'a' be sele ue. If 'a lected	back in is 0, the cted, ove a' = 1, thei
Words:	1			
	1			
Cycles:	•			
Cycles: Q Cycle Activity:	•			
-	Q2	Q3		Q4
Q Cycle Activity:	·	Q3 Proces Data	SS	Q4 Write to lestination

RESULT	=	0x13			
W	=	0x91			
After Instruction					

RESULT	=	0x13			
W	=	0x93			

LFS	R	Load FSF	R		MOVF	Move f			
Synt	ax:	[ label ]	LFSR f,k		Syntax:	[label]	MOVF f[	,d [,a]	
Operands:		$0 \leq f \leq 2$		Operands:	$0 \le f \le 255$	5			
		$0 \le k \le 40$	95			d ∈ [0,1]			
Оре	ration:	$k \rightarrow FSRf$	$k \rightarrow FSRf$			a ∈ [0,1]			
Statu	us Affected:	None			Operation:	$f \rightarrow dest$			
Enco	oding:	1110	1110 1110 00ff k <sub>11</sub> kkk		Status Affected:	N, Z			
_		1111	0000 k <sub>7</sub> ł		Encoding:	0101		fff ffff	
Dese	cription:		t literal 'k' is le lect register		Description:		nts of regis		
		by 'f'.						on dependen '. If 'd' is 0, th	
Wor	ds:	2				•		If 'd' is 1, the	
Cycl	es:	2					result is placed back in register 'f'		
•	cycle Activity					(default). Location 'f' can be any- where in the 256-byte bank. If 'a' is			
	Q1 Q1		Q3	Q4		0, the Access Bank will be			
	Decode	Read literal	Process	Write				he BSR value	
		'k' MSB	Data	literal 'k' MSB to FSRfH			hen the ba is per the E		
						(default).			
	Decode	Read literal	Process	Write literal	Words:	1			
		'k' LSB	Data	'k' to FSRfL	Cycles:	1			
Exar	mple:	LFSR 2,	0x3AB		Q Cycle Activity:				
	After Instruc				Q1	Q2	Q3	Q4	
	FSR2H	= 0x			Decode	Read	Process	Write W	
	FSR2L	= 0x.	AB			register 'f'	Data		
Exar					Example:	MOVF R	EG, 0, 0		
					Before Instru				
					REG	= 0x			
					W After Instruct		FF		
					Alter Instruct	101	~~		

REG

W

=

=

0x22

0x22

MOVFF	Move f to	o f			
Syntax:	[label]	MOVFF	f <sub>s</sub> ,f <sub>d</sub>		
Operands:	$\begin{array}{l} 0 \leq f_s \leq 4095 \\ 0 \leq f_d \leq 4095 \end{array}$				
Operation:	$(f_s) \rightarrow f_d$				
Status Affected:	None				
Encoding: 1st word (source) 2nd word (destin.)	1100 1111	ffff ffff	ffff ffff	ffff <sub>s</sub> ffff <sub>d</sub>	
Description:	The contents of source register $f_s'$ are moved to destination register $f_d'$ . Location of source $f_s'$ can be anywhere in the 4096-byte data space (000h to FFFh), and location of destination $f_d'$ can also be any-				

space (UOUN to FFFN), and location of destination 'f<sub>d</sub>' can also be anywhere from 000h to FFFh. Either source or destination can be W (a useful special situation). MOVFF is particularly useful for transferring a data memory location to a peripheral register (such as the transmit buffer or an I/O port).

The MOVFF instruction cannot use the PCL, TOSU, TOSH or TOSL as the destination register.

Q3

Q4

Words:

Cycles:

Q Cycle Activity:

Q1

Decode	Read register 'f' (src)	Process Data	No operation
Decode	No operation No dummy read	No operation	Write register 'f' (dest)

<b>—</b>		~ ~ ~	~ ~
Example:	MOVFF	REG1,	REG2

2

2 (3)

Q2

Before Instruction

REG1 REG2	= =	0x33 0x11
After Instruction		
REG1	=	0x33,
REG2	=	0x33

Move lite	Move literal to low nibble in BSR				
[ label ]	MOVLB	k			
$0 \le k \le 25$	5				
$k\toBSR$					
None					
0000	0001	kkkk	kkkk		
The 8-bit literal 'k' is loaded into the Bank Select Register (BSR).					
1					
1					
Q2	Q3		Q4		
Read literal 'k'			Write eral 'k' to BSR		
	$[label]  0 \le k \le 25  k \to BSR  None  0000  The 8-bit the Bank  1  1  Q2  Read literal$	$[label] MOVLB$ $0 \le k \le 255$ $k \rightarrow BSR$ None $\boxed{0000} 0001$ The 8-bit literal 'k' the Bank Select F 1 1 2 2 2 2 3 Read literal Process	$\begin{bmatrix} label \end{bmatrix} MOVLB k$ $0 \le k \le 255$ $k \rightarrow BSR$ None $\boxed{0000  0001  kkkk}$ The 8-bit literal 'k' is loaded the Bank Select Register 1 1 2 2 2 2 3 Read literal Process		

Example: MOVLB 5

Before Instruction	
BSR register =	0x02
After Instruction	
BSR register =	0x05

MOVL	N	Move lite	eral to W	1		
Syntax	:	[ label ]	MOVLW	/ k		
Operar	nds:	$0 \le k \le 2$	55			
Operat	ion:	$k \to W$				
Status	Affected:	None				
Encoding:		0000	1110	kk}	ck	kkkk
Description:		The eight W.	-bit litera	ıl 'k' is	s loa	ided into
Words:		1				
Cycles	:	1				
Q Cyc	le Activity:					
	Q1	Q2	Q3	3		Q4
	Decode	Read literal 'k'	Proce Data		Wr	ite to W
Example:		MOVLW	0x5A			
After Instruction						

= 0x5A

W

Operation:		$(W) \to f$	$(W) \rightarrow f$					
Stat	us Affected:	None	None					
Enc	oding:	0110	111a	ffff	ffff			
Des	cription:	Move data Location ' 256-byte I Access Ba riding the the bank v BSR value	f' can be a bank. If 'a' ank will be BSR value vill be sele	anywhei ' is 0, th e selecte e. If 'a' = ected as	re in the e ed, over- = 1, then			
Wor	ds:	1						
Сус	es:	1						
QC	Cycle Activity:							
	Q1	Q2	Q3		Q4			
	Decode	Read register 'f'	Process Data		Nrite gister 'f'			
_								

Move W to f

 $\begin{array}{l} 0 \leq f \leq 255 \\ a \, \in \, [0,1] \end{array}$ 

[label] MOVWF f[,a]

Example: MOVWF REG, 0

Before Instruction

MOVWF

Syntax:

Operands:

W REG After Instruc	= =	0x4F 0xFF
Aller Instruc	JUON	
W	=	0x4F
REG	=	0x4F

© 2003 Microchip Technology Inc.

MULLW	Multiply Literal with W			MULV	MULWF		Multiply W with f		
Syntax: [ <i>label</i> ] MULLW k			Synta	x:	[ label ]	MULWF f	[,a]		
Operands:	$0 \le k \le 25$	5		Opera	inds:	$0 \le f \le 258$	5		
Operation:	(W) x k $\rightarrow$	PRODH:PR	RODL			a ∈ [0,1]			
Status Affected:	None			Opera	ition:	(W) x (f) –	→ PRODH:PI	RODL	
Encoding:	ncoding: 0000 1101 kkkk kkkk		Status	Status Affected: None					
Description:	An unsign	ed multiplica	ition is car-	Encod	ling:	0000	001a fff	f fff	
	ried out between the contents of W and the 8-bit literal 'k'. The 16-bit result is placed in PRODH:PRODL register pair. PRODH contains the high byte. W is unchanged. None of the status flags are affected. Note that neither overflow nor carry is possible in this opera- tion. A zero result is possible but not detected.		Descr	Description: An unsigned multiplication is ried out between the conten W and the register file locatio The 16-bit result is stored in PRODH:PRODL register pa PRODH contains the high b Both W and 'f' are unchange None of the status flags are affected. Note that neither overflow n carry is possible in this oper tion. A zero result is possible			ontents of location 'f'. red in the ter pair. high byte. hanged. Is are low nor opera- ossible but		
Words:	1						ed. If 'a' is 0		
Cycles:	1						ank will be se the BSR val		
Q Cycle Activity:						-	n the bank w		
Q1	Q2	Q3	Q4				is per the BS	SR value	
Decode	Read	Process	Write			(default).			
	literal 'k'	Data	registers PRODH:	Words		1			
			PRODL	Cycle		1			
				Q Cy	cle Activity		00	04	
Example:	MULLW	0xC4		Г	Q1 Decode	Q2 Read	Q3 Process	Q4 Write	
Before Instru W PRODH PRODL		E2			Decode	register 'f'	Data	registers PRODH: PRODL	
After Instruct	ion								
W	= 0x	E2		<u>Exam</u>	<u>ple</u> :	MULWF	REG, 1		
PRODH PRODL		AD 08		В	efore Instr				
TRODE	U.				W REG PRODH PRODL		• •		
				А	fter Instruc	ction			
						_	_		

ter instruction		
W	=	0xC4
REG	=	0xB5
PRODH	=	0x8A
PRODL	=	0x94

NEGF	Negate f			
Syntax:	[ <i>label</i> ] NEGF f [,a]			
Operands:	$\begin{array}{l} 0\leq f\leq 255\\ a\in [0,1] \end{array}$			
Operation:	$(\overline{f}) + 1 \rightarrow f$			
Status Affected:	N, OV, C, DC, Z			
Encoding:	0110 110a ffff ffff			
Description:	Location 'f' is negated using two's complement. The result is placed in the data memory location 'f'. If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value.			
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2 Q3 Q4			
Decode	ReadProcessWriteregister 'f'Dataregister 'f'			
Example:	NEGF REG, 1			
Before Instruc REG	= 0011 1010 <b>[0x3A]</b>			
After Instructi REG	on = 1100 0110 [0xC6]			

NOF	•	No Operation				
Synt	ax:	[label]	NOP			
Оре	rands:	None				
Оре	ration:	No operation				
Statu	us Affected:	None				
Enco	oding:	0000	0000	000	00	0000
		1111	xxxx	XXX	x	xxxx
Des	cription:	No opera	tion.			
Wor	ds:	1				
Cycl	es:	1				
QC	ycle Activity:					
	Q1	Q2	Q3	3		Q4
	Decode	No	No			No
		operation	operat	ion	ор	eration

#### Example:

None.

POP	Pop Top of Return S	tack	PUSH	Push Top	of Return S	Stack
Syntax:	[label] POP		Syntax:	[label]	PUSH	
Operands:	None		Operands:	None		
Operation:	(TOS) $\rightarrow$ bit bucket		Operation:	$(PC+2) \rightarrow$	TOS	
Status Affected:	None		Status Affected:	None		
Encoding:	0000 0000 00	000 0110	Encoding:	0000	0000 00	00 0101
Description:	The TOS value is pulle return stack and is dis TOS value then becor ous value that was pus return stack. This instruction is prov enable the user to prop the return stack to inco software stack.	carded. The mes the previ- shed onto the vided to perly manage	Description: Words:	the return value is pu This instru ing a softv TOS, and return stac 1	stack. The p ushed down uction allows vare stack by then pushing	y modifying
Words:	1		Cycles:	1		
Cycles:	1		Q Cycle Activity		00	04
Q Cycle Activity			Q1 Decode	Q2 PUSH PC+2	Q3 No	Q4 No
Q1	Q2 Q3	Q4	Decode	onto return	operation	operation
Decode	No POP TOS	No		stack		
	operation value	operation	Example:	PUSH		
Example: Before Instru	POP GOTO NEW		Before Instru TOS PC	uction	= 00345 = 00012	
TOS	= 0031/ evel down) = 01433	32h	After Instruc PC TOS Stack (1	tion level down)	= 00012 = 00012 = 00345	6h

RCA	LL	Relative Call				
Synt	ax:	[ <i>label</i> ] R	[ <i>label</i> ] RCALL n			
Ope	rands:	-1024 ≤ n	$-1024 \le n \le 1023$			
Ope	ration:	. ,	$(PC) + 2 \rightarrow TOS, (PC) + 2 + 2n \rightarrow PC$			
Statu	us Affected:	None				
Enco	oding:	1101	1nnn	nnn	n	nnnn
Dest	cription:	1K from the return add onto the si compleme Since the I to fetch the new addre This instru	Subroutine call with a jump up to 1K from the current location. First, return address (PC+2) is pushed onto the stack. Then, add the 2's complement number '2n' to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC+2+2n. This instruction is a two-cycle instruction.			
Wor	ds:	1				
Cycl	es:	2				
QC	ycle Activity					
	Q1	Q2	Q	3		Q4
	Decode	Read literal 'n' Push PC to stack	Proce Data		Writ	e to PC
	No operation	No operation	No operat		ор	No eration
Example: HERE RCALL Jump						

Example: HERE	RCALL Jump
---------------	------------

Before Instruction PC = Address (HERE)

After Instruction

PC = TOS = Address (Jump) Address (HERE+2)

RESET	Reset				
Syntax:	[label]	RESET			
Operands:	None				
Operation:	Reset all registers and flags that are affected by a MCLR Reset.				
Status Affected:	All				
Encoding:	0000	0000 111	.1 1111		
Description:		This instruction provides a way to execute a MCLR Reset in software.			
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1	Q2	Q3	Q4		
Decode	Start	No	No		
	reset	operation	operation		

Example: RESET

After Instruction	
Registers =	Reset Value
Flags* =	Reset Value

© 2003 Microchip Technology Inc.

RET	FIE	Return fro	om Interr	upt		
Synt	ax:	[label]	RETFIE	[s]		
Оре	rands:	$s \in [0,1]$				
Ope	ration:	$1 \rightarrow GIE/C$ if s = 1 (WS) $\rightarrow$ W (STATUSS (BSRS) $\rightarrow$	$(TOS) \rightarrow PC,$ 1 $\rightarrow$ GIE/GIEH or PEIE/GIEL,			
Statu	us Affected:	GIE/GIEH	, PEIE/GI	EL.		
Enco	oding:	0000	0000	0001	000s	
Des	cription:	popped ar loaded inte enabled by or low priot enable bit. the shado STATUSS into their c W, STATU	Return from Interrupt. Stack is popped and Top-of-Stack (TOS) is loaded into the PC. Interrupts are enabled by setting either the high or low priority global interrupt enable bit. If 's' = 1, the contents of the shadow registers WS, STATUSS and BSRS are loaded into their corresponding registers, W, STATUS and BSR. If 's' = 0, no update of these registers occurs			
Wor	ds:	1				
Cycl	es:	2				
QC	ycle Activity:					
	Q1	Q2	Q3		Q4	
	Decode	No operation	No operatior	n Set	PC from stack GIEH or GIEL	
	No	No	No		No	
	operation	operation	operation	n op	eration	
	<u>mple</u> : After Interrup		L			
PC = TOS W = WS BSR = BSRS STATUS = STATUSS GIE/GIEH, PEIE/GIEL = 1						

RET	LW	Return Lit	teral to W		
Synt	ax:	[label]	RETLW k		
Оре	rands:	$0 \le k \le 25$	5		
Оре	ration:	$k \rightarrow W$ , (TOS) $\rightarrow F$ PCLATU,		e unchanged	
State	us Affected:	None			
Enco	oding:	0000	1100 kk	kk kkkk	
Des	cription:	W is loaded with the eight-bit literal 'k'. The program counter is loaded from the top of the stack (the return address). The high address latch (PCLATH) remains unchanged.			
Wor	ds:	1			
Cycl	es:	2			
QC	Cycle Activity:				
	Q1	Q2	Q3	Q4	
	Decode	Read literal 'k'	Process Data	pop PC from stack, Write to W	
	No operation	No operation	No operation	No operation	
<u>Exa</u>	mple: CALL TABLE	; W contai ; offset v ; W now ha	value As		
:	:	; table va	alue		
TABI					
	ADDWF PCL RETLW k0	; W = offs ; Begin ta			

RETLW k1 ;

Before Instruction

After Instruction W =

W

RETLW kn ; End of table

= 0x07

value of kn

:

RET	URN	Return fr	Return from Subroutine				
Synt	ax:	[ label ]	[ <i>label</i> ] RETURN [s]				
Ope	rands:	$s \in [0,1]$	s ∈ [0,1]				
Ope	ration:	if s = 1 (WS) $\rightarrow$ V (STATUS (BSRS) –	$(TOS) \rightarrow PC,$ if s = 1 $(WS) \rightarrow W,$ $(STATUSS) \rightarrow STATUS,$ $(BSRS) \rightarrow BSR,$ PCLATU, PCLATH are unchanged				
Statu	us Affected:	None					
Enco	oding:	0000	0000	0001	001s		
Des	cription:	Return from subroutine. The stack is popped and the top of the stack (TOS) is loaded into the program counter. If 's'= 1, the contents of the shadow registers WS, STATUSS and BSRS are loaded into their cor- responding registers, W, STATUS and BSR. If 's' = 0, no update of these registers occurs (default).					
Wor	ds:	1					
Cycl	es:	2					
QC	ycle Activity:						
	Q1	Q2	Q3		Q4		
	Decode	No operation	Process Data		PC from stack		
	No operation	No operation	No operatio	n op	No eration		

Example:	RETURN

After Interrupt PC = TOS

RLCF	Rotate L	eft f throug	h Carry
Syntax:	[ label ]	RLCF f[	,d [,a]
Operands:	$0 \le f \le 25$ $d \in [0,1]$ $a \in [0,1]$	55	
Operation:	$(f < n >) \rightarrow$ $(f < 7 >) \rightarrow$ $(C) \rightarrow de$	•	
Status Affected:	C, N, Z		
Encoding:	0011	01da f	fff ffff
	the Carry is placed is stored (default). Bank will the BSR bank will BSR valu	in W. If 'd' is back in regis If 'a' is 0, th be selected	s 0, the result s 1, the result ster 'f' e Access , overriding = 1, then the as per the
Words:	1		
Cycles:	1		
Q Cycle Activity:			
Q1	Q2	Q3	Q4
Decode	Read register 'f'	Process Data	Write to destination
Example:	RLCF	REG, 0,	0
Before Instru	iction		

Before Instru	uctior	า	
REG C	= =	1110 0	0110
After Instruc	tion		
REG	=	1110	0110
W	=	1100	1100
С	=	1	

RLNCF	Rotate L	eft f (no car	ry)	RRCF	Rotate R	ight f throu	ugh Ca	arry
Syntax:	[ label ]	RLNCF f	[,d [,a]	Syntax:	[label]	RRCF f[	,d [,a]	
Operands:	0 ≤ f ≤ 25 d ∈ [0,1] a ∈ [0,1]	55		Operands:	0 ≤ f ≤ 25 d ∈ [0,1] a ∈ [0,1]	5		
Operation:	(f<7>) →	dest <n+1>, dest&lt;0&gt;</n+1>		Operation:	$(f < n >) \rightarrow$ $(f < 0 >) \rightarrow$ $(C) \rightarrow de$			
Status Affected:	N, Z			Status Affected	. ,	51-1-		
Encoding:	0100		fff ffff			0.0.1-		
Description:		ents of regis		Encoding:	0011		fff	ffff
	the result the result 'f' (defaul Bank will the BSR bank will	t is placed in t is stored ba t). If 'a' is 0, be selected	, overriding s 1, then the as per the	Description:	rotated or the Carry is placed is placed (default). Bank will the BSR bank will	ents of regis ne bit to the Flag. If 'd' in W. If 'd' i back in reg If 'a' is 0, th be selected value. If 'a' be selected e (default).	e right t is 0, th is 1, th jister 'f ne Acc d, over is 1, th d as pe	through e result e result ess riding nen the
Words:	1					+ registe	er f	]_+
Cycles:	1							
Q Cycle Activity:				Words:	1			
Q1	Q2	Q3	Q4	Cycles:	1			
Decode	Read	Process	Write to	Q Cycle Activit				~ (
	register 'f'	Data	destination	Q1	Q2	Q3	14	Q4
Example:	RLNCF	REG, 1,	0	Decode	Read register 'f'	Process Data		/rite to stination
Before Instru REG	iction = 1010 1	L011		Example:	RRCF	REG, 0,	, 0	
After Instruct				Before Inst				
REG	= 0101 0	)111		REG C	= 1110 = 0	0110		
				After Instru	iction			

REG = 1110 0110 W = 0111 0011

= 0

С

RRNCF	Rotate Ri	ght f (no ca	rry)	SETF	Set f		
Syntax:	[ label ]	RRNCF f[	,d [,a]	Syntax:	[ <i>label</i> ] SE	TF f[,a]	
Operands:	$0 \le f \le 255$ d $\in [0,1]$	5		Operands:	0 ≤ f ≤ 255 a ∈ [0,1]	5	
	a ∈ [0,1]			Operation:	$FFh\tof$		
Operation:	$(f < n >) \rightarrow (f < 0 ) \rightarrow (f < 0 >) \rightarrow (f < 0 ) \rightarrow (f < 0 ) \rightarrow (f < 0 ) \rightarrow (f < 0 )$	dest <n-1>,</n-1>		Status Affected:	None		
Status Affected:	(I<02) → ( N, Z			Encoding:	0110	100a ff:	ff ffff
Encoding:	0100	00da ff	ff ffff	Description:		nts of the sp	
Description:	The conte rotated on the result the result	nts of register e bit to the ri is placed in <sup>1</sup> is placed ba	er 'f' are ght. If 'd' is 0, W. If 'd' is 1, ck in register		Access Bariding the the bank v	t to FFh. If 'a' ank will be se BSR value. If vill be selecte e (default).	elected, over f 'a' is 1, ther
		). If 'a' is 0, tl		Words:	1		
		be selected, value. If 'a' is	-	Cycles:	1		
	bank will b	be selected a		Q Cycle Activit	y:		
	BSR value	e (default).		Q1	Q2	Q3	Q4
		<ul> <li>registe</li> </ul>	rf 🗕 🏲	Decode	Read register 'f'	Process Data	Write register 'f'
Words:	1				·		
Cycles:	1			Example:	SETF	REG,1	
Q Cycle Activity:				Before Inst			
Q1	Q2	Q3	Q4	REG After Instru		5A	
Decode	Read register 'f'	Process Data	Write to destination	REG		FF	
Example 1:	RRNCF	REG, 1, 0					
Before Instru	iction						
REG	= 1101 (	0111					
After Instruct REG	ion = 1110 1	L011					
Example 2:	RRNCF	REG, 0, 0					
Before Instru	iction						
W REG	= ? = 1101 (	0111					
After Instruct	ion						
W	= 1110 1 = 1101 0						
REG	= 1101 (	1111					

SLEEP	Enter SLEEP m	ode	SUBFWB	Subtract	t f from W w	ith borrow
Syntax:	[label] SLEEP		Syntax:	[ label ]	SUBFWB	f [,d [,a]
Operands:	None		Operands:	$0 \le f \le 25$	55	
Operation:	$00h \rightarrow WDT$ ,			d ∈ [0,1]		
	$0 \rightarrow WDT$ postso	aler,		a ∈ [0,1]		
	$1 \rightarrow \underline{TO}, \\ 0 \rightarrow \overline{PD}$		Operation:		$-(\overline{C}) \rightarrow dest$	
Chatura Affactado	$\overrightarrow{TO}, \overrightarrow{PD}$		Status Affected:	N, OV, C	, DC, Z	
Status Affected:			Encoding:	0101	01da ff	ff ffff
Encoding:	0000 0000	0000 0011	Description:		register 'f' and	
Description:		status bit (PD) is		( )	from W (2's c	
	cleared. The time (TO) is set. Wate				If 'd' is 0, the W. If 'd' is 1, t	
	its postscaler are				register 'f' (de	
	The processor is				cess Bank wil	
	mode with the os	scillator stopped.			g the BSR val bank will be s	
Words:	1				SR value (de	
Cycles:	1		Words:	1	(	
Q Cycle Activity:			Cycles:	1		
Q1	Q2 Q3		Q Cycle Activity:			
Decode	No Proce operation Data		Q Cycle Activity. Q1	Q2	Q3	Q4
		3100p	Decode	Read	Process	Write to
Example:	SLEEP			register 'f'	Data	destination
Before Instru	ction		Example 1:	SUBFWB	REG, 1, 0	)
<u>TO</u> = PD =	? ?		Before Instru	ction		
. –			REG	= 3		
After Instructi TO =	1 †		W C	= 2 = 1		
PD =	0		After Instruct	ion		
	wake-up, this bit is	alaarad	REG W	= FF = 2		
	wake-up, this bit is	cleareu.	С	= 2 = 0		
			Z N	= 0 = 1 : re	esult is negativ	e
			Example 2:	SUBFWB	REG, 0, 0	
			Before Instru	ction		
			REG	= 2		
			W C	= 5 = 1		
			After Instruct	•		
			REG	= 2		
			W	= 3 = 1		
			C Z	= 0		

Ν

W

С

W

C Z N

After Instruction REG

**Before Instruction** REG

Example 3:

=

= 1

= 2

= 0

= 2

= = 1 1

SUBFWB

0 =

Ó =

0 ; result is positive

; result is zero

REG, 1, 0

SUBLW	5	Subtract W from literal				
Syntax:	[	label] S	SUBLW	k		
Operands:	C	$\leq k \leq 2k$	55			
Operation:	k	<b>- (W)</b> –	→ W			
Status Affected:	١	I, OV, C	, DC, Z			
Encoding:	Γ	0000	1000	kkk	ĸk	kkkk
Description:	li	W is subtracted from the eight-bit literal 'k'. The result is placed in W.				
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1		Q2	Q3	}		Q4
Decode		Read eral 'k'	Proce Data		W	rite to W
Example 1:			)x02	~		
Before Instru			51102			
W	=	1				
С	=	?				
After Instruct	tion					
W	=	1 1 : re	esult is p	ocitivo		
C Z N	=	0	suit is p	JSILIVE	•	
	=	0 UBLW (	)x02			
Example 2: Before Instru			JAUZ			
W	=	2				
C	=	?				
After Instruct	ion					
W	=	0				
Z	=	1 ; re 1	esult is ze	ero		
N	=	0				
Example 3:			)x02			
Before Instru W		n 3				
C	=	3 ?				
After Instruct	ion					
W	=		's compl			
C Z N	=	0	sult is ne	gative		
Ν	=	1				

SUBWF	Sub	otract	W from f	
Syntax:	[ lal	be/] \$	SUBWF f[,	d [,a]
Operands:	d ∈	f ≤ 25 [0,1]	5	
<b>a</b> <i>u</i>		[0,1]		
Operation:			$\rightarrow$ dest	
Status Affected:	N, (	DV, C	, DC, Z	
Encoding:		L01	11da ffi	
Description:	con the the ter Acc ove 1, th	nplem result result f' (det ess B rriding nen th	W from regis ent method). t is stored in V t is stored bar fault). If 'a' is Bank will be s g the BSR va he bank will b e BSR value	If 'd' is 0, <i>N</i> . If 'd' is 1, ck in regis- 0, the elected, lue. If 'a' is e selected
Words:	1			, , , , , , , , , , , , , , , , , , ,
Cycles:	1			
Q Cycle Activity:				
Q1	Q	2	Q3	Q4
Decode	Rea registe		Process Data	Write to destination
Example 1:	SUB	WF	REG, 1, 0	
Before Instru	iction			
REG W	= 3 = 2			
C	= ?			
After Instruct REG	tion = 1			
W	= 2			
C Z	= 1 = 0	; re	sult is positive	
Ν	= 0			
Example 2:	SUB	WF	REG, 0, 0	
Before Instru REG	iction = 2			
W	= 2			
C After Instruct	= ?			
After Instruct REG	10n = 2			
W	= 0			
C Z	= 1 = 1	; re	sult is zero	
N	= 0			
Example 3:	SUB	WF	REG, 1, 0	
Before Instru REG	iction = 1			
W	= 2			
C After Instruct	= ?			
REG		Fh ;(2	2's complemer	nt)
W C	= 2 = 0	· ro	sult is negative	2
Z N	= 0 = 0 = 1	, 10	Suit is negative	

SUBWFB	Subtract \	N from f with	n Borrow
Syntax:	[ <i>label</i> ] S	UBWFB f[,	d [,a]
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$	i	
Operation:	(f) – (W) –	$(\overline{C}) \rightarrow dest$	
Status Affected:	N, OV, C,	DC, Z	
Encoding:	0101	10da fff	f ffff
Description:	row) from r method). If in W. If 'd' i back in reg the Access overriding f then the ba	/ and the carn egister 'f' (2's 'd' is 0, the result ister 'f' (defau Bank will be the BSR value ank will be sele alue (default).	complement sult is stored is stored lt). If 'a' is 0, selected, e. If 'a' is 1,
Words:	1		
Cycles:	1		
Q Cycle Activity:	00	00	04
Q1 Decode	Q2 Read	Q3 Process	Q4 Write to
200000	register 'f'	Data	destination
Example 1:	SUBWFB	REG, 1, 0	
Before Instru REG	ction = 0x19	(0001 100	11)
W KEG	= 0x19 = 0x0D	(0001 100 (0000 110	
C After Instruct	= 1		
REG	= 0x0C	(0000 101	.1)
W C	= 0x0D = 1	(0000 110	1)
Z N	= 0 = 0	; result is po	sitivo
Example 2:	-	REG, 0, 0	Silive
Before Instru		-, -, -	
REG	= 0x1B	(0001 101	
W C	= 0x1A = 0	(0001 101	.0)
After Instruct			- )
REG W	= 0x1B = 0x00	(0001 101	.1)
C Z	= 1 = 1	: result is ze	Iro
N	= 0	, 16301(13/26	10
Example 3:	SUBWFB	REG, 1, 0	
Before Instru		(0000 001	
REG w	= 0x03 = 0x0E	(0000 001	-
C After Instruct	= 1		
After Instruct REG	ion = 0xF5	(1111 010 ; <b>[2's comp]</b>	00)
W	= 0x0E = 0	(0000 110	1)
C Z N	= 0 = 0 = 1	; result is ne	egative
			-

SWAPF	Swap f		
Syntax:	[label]	SWAPF f[,c	d [,a]
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$	5	
Operation:		→ dest<7:4>, → dest<3:0>	
Status Affected:	None		
Encoding:	0011	10da ff	ff ffff
Description:	ister 'f are result is p (default) Bank will the BSR v bank will t	r and lower n e exchanged. laced in W. I laced in regis If 'a' is 0, the be selected, value. If 'a' is be selected a e (default).	If 'd' is 0, the f 'd' is 1, the ster 'f' Access overriding 1, then the
Words:	1		
Cycles:	1		
Q Cycle Activity:			
Q1	~~	00	~ ~ ~
	Q2	Q3	Q4
Decode	Q2 Read register 'f'	Process Data	Q4 Write to destination
Decode Example: Before Instru REG	Read register 'f' SWAPF F iction = 0x53	Process	Write to
Decode Example: Before Instru	Read register 'f' SWAPF F iction = 0x53	Process Data	Write to

TBLRD	Table Read
Syntax:	[ <i>label</i> ] TBLRD ( *; *+; *-; +*)
Operands:	None
Operation:	if TBLRD *, (Prog Mem (TBLPTR)) $\rightarrow$ TABLAT; TBLPTR - No Change; if TBLRD *+, (Prog Mem (TBLPTR)) $\rightarrow$ TABLAT; (TBLPTR) +1 $\rightarrow$ TBLPTR; if TBLRD *-, (Prog Mem (TBLPTR)) $\rightarrow$ TABLAT; (TBLPTR) -1 $\rightarrow$ TBLPTR; if TBLRD +*, (TBLPTR) +1 $\rightarrow$ TBLPTR; (Prog Mem (TBLPTR)) $\rightarrow$ TABLAT;
Status Affected	l:None
Encoding:	0000 0000 0000 10nn nn=0 * =1 *+ =2 *- =3 +*
Description:	This instruction is used to read the con- tents of Program Memory (P.M.). To address the program memory, a pointer called Table Pointer (TBLPTR) is used. The TBLPTR (a 21-bit pointer) points to each byte in the program memory. TBLPTR has a 2-Mbyte address range. TBLPTR[0] = 0: Least Significant Byte of Program Memory Word TBLPTR[0] = 1: Most Significant Byte of Program Memory Word
Words: Cycles: Q Cycle Activ	The TBLRD instruction can modify the value of TBLPTR as follows: • no change • post-increment • post-decrement • pre-increment 1 2
	.y.

Q1	Q2	Q3	Q4
Decode	No operation	No operation	No operation
No operation	No operation (Read Program Memory)	No operation	No operation (Write TABLAT)

### TBLRD Table Read (cont'd)

			•	
Example1:	TBLRD	*+	;	
Before Instruc	tion			
TABLAT			=	0x55
TBLPTR MEMORY(	(0x00A35	6)	=	0x00A356 0x34
After Instruction	on			
TABLAT			=	0x34
TBLPTR			=	0x00A357
Example2:	TBLRD	+*	;	
Before Instruc	tion			
TABLAT			=	0xAA
TBLPTR	0.04 0.05	-	=	0x01A357
MEMORY( MEMORY)			=	0x12 0x34
After Instruction		- /		
TABLAT			=	0x34
TBLPTR			=	0x01A358

TBLWT	Table Write				
Syntax:	[ <i>label</i> ] TBLWT ( *; *+; *-; +*)				
Operands:	None				
Operation:	if TBLWT*, (TABLAT) $\rightarrow$ Holding Register; TBLPTR - No Change; if TBLWT*+, (TABLAT) $\rightarrow$ Holding Register; (TBLPTR) +1 $\rightarrow$ TBLPTR; if TBLWT*-, (TABLAT) $\rightarrow$ Holding Register; (TBLPTR) -1 $\rightarrow$ TBLPTR; if TBLWT+*, (TBLPTR) +1 $\rightarrow$ TBLPTR; (TABLAT) $\rightarrow$ Holding Register;				
Status Affected:	None				
Encoding:	0000 0000 0000 11nn nn=0 * =1 *+ =2 *- =3 +*				
Description:	This instruction uses the 3 LSBs of TBLPTR to determine which of the 8 holding registers the TABLAT is writ- ten to. The holding registers are used to program the contents of Program Memory (P.M.). (Refer to Section 5.0 for additional details on programming FLASH memory.) The TBLPTR (a 21-bit pointer) points to each byte in the program memory. TBLPTR has a 2-MByte address range. The LSb of the TBLPTR selects which byte of the program memory location to access. TBLPTR[0] = 0:Least Significant Byte of Program Memory Word TBLPTR[0] = 1:Most Significant Byte of Program Memory Word The TBLWT instruction can modify the value of TBLPTR as follows: • no change • post-increment				

- post-decrement
- pre-increment

### TBLWT Table Write (Continued)

Words:	1

Cycles: 2

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	No operation	No operation	No operation
No operation	No operation (Read TABLAT)	No operation	No operation (Write to Holding Register)

Example1:	TBLWT	*+;
	10001	• • •

	T R NG REGISTER	= = =	0x55 0x00A356
A00x0)	,		0xFF
	ctions (table w	rite c	,
TABLA		=	0x55
TBLPT		=	0x00A357
(0x00A		=	0x55
Example 2:	TBLWT	+*;	
Before Inst	ruction		
TABLA	Г	=	0x34
TBLPT	R	=	0x01389A
	NG REGISTER		
(0x013		=	0xFF
		=	0xFF
(0x013	,		
After Instru	ction (table wr	ite co	mpletion)
TABLA	Т	=	0x34
TBLPT		=	0x01389B
(0x013		=	0xFF
HOLDI (0x013	NG REGISTER 89B)	=	0x34

тѕт	FSZ	Test f, sk	ip if 0								
Synt	ax:	[label]	[ <i>label</i> ] TSTFSZ f[,a]								
Ope	rands:	0 ≤ f ≤ 258 a ∈ [0,1]	0 ≤ f ≤ 255								
Operation: skip if f = 0											
Statu	us Affected:	None									
Enco	oding:	0110	011a ff	ff ffff							
Desc	cription:	fetched du tion exect NOP is exe two-cycle Access Ba riding the then the b	If 'f' = 0, the next instruction, fetched during the current instruc- tion execution, is discarded and a NOP is executed, making this a two-cycle instruction. If 'a' is 0, the Access Bank will be selected, over- riding the BSR value. If 'a' is 1, then the bank will be selected as per the BSR value (default).								
Wor	ds:	1									
Cycl		by	ycles if skip a 2-word ins	and followed truction.							
QC	ycle Activity: Q1	Q2	Q3	Q4							
	Decode	Read register 'f'	Process Data	No operation							
lf sk	kip:			<u> </u>							
	Q1	Q2	Q3	Q4							
	No	No	No	No							
الأحا	operation	operation	operation	operation							
II SP	kip and follow Q1	Q2	Q3	Q4							
	No	No	No	No							
	operation	operation	operation	operation							
	No operation	No operation	No operation	No operation							
<u>Exar</u>	<u>nple</u> :	HERE NZERO ZERO	NZERO :								
	Before Instru PC		Idress (HERE	2)							
	After Instruct If CNT PC If CNT PC	= 0x = Ac ≠ 0x	on = 0x00, = Address (ZERO) ≠ 0x00,								

XORLW	Exclusiv	Exclusive OR literal with W							
Syntax:	[label] )	[ <i>label</i> ] XORLW k							
Operands:	$0 \le k \le 2k$	55							
Operation:	(W) .XOF	R. k $\rightarrow$ W	/						
Status Affected:	N, Z								
Encoding:	0000	1010	kkkk	kkkk					
Description:	The cont with the 8 is placed	B-bit liter							
Words:	1								
Cycles:	1								
Q Cycle Activity:									
Q1	Q2	Q3		Q4					
Decode	Read	Proces	ss V	/rite to W					

Example: XORLW 0xAF

Before Instruction										
W	W = 0xE									
After Instruction										
W	=	0x1A								

© 2003 Microchip Technology Inc.

XORWF Exclusive OR W with f												
Syntax:	[label]	XORWF	f [,d [,	a]								
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$	5										
Operation:	(W) .XOR	a. (f) → d	est									
Status Affected:	N, Z											
Encoding:	0001	10da	ffff	ffff								
Description: Exclusive OR the contents of W with register 'f'. If 'd' is 0, the resu is stored in W. If 'd' is 1, the resu stored back in the register 'f' (default). If 'a' is 0, the Access Bank will be selected, overridin the BSR value. If 'a' is 1, then the bank will be selected as per the BSR value (default).												
Words:	1											
Cycles:	1											
Q Cycle Activity:												
Q1	Q2	Q3		Q4								
Decode	Read register 'f'	Proce: Data		Vrite to stination								
Example:	XORWF	REG, 1,	0									
Before Instru REG W	ction = 0xAF = 0xB5											
After Instruct REG W	ion = 0x1A = 0xB5											

### 25.0 DEVELOPMENT SUPPORT

The PICmicro $^{\mbox{\tiny B}}$  microcontrollers are supported with a full range of hardware and software development tools:

- Integrated Development Environment
  - MPLAB® IDE Software
- Assemblers/Compilers/Linkers
  - MPASM<sup>™</sup> Assembler
  - MPLAB C17 and MPLAB C18 C Compilers
  - MPLINK<sup>™</sup> Object Linker/ MPLIB<sup>™</sup> Object Librarian
  - MPLAB C30 C Compiler
  - MPLAB ASM30 Assembler/Linker/Library
- Simulators
  - MPLAB SIM Software Simulator
  - MPLAB dsPIC30 Software Simulator
- Emulators
  - MPLAB ICE 2000 In-Circuit Emulator
  - MPLAB ICE 4000 In-Circuit Emulator
- In-Circuit Debugger
- MPLAB ICD 2
- Device Programmers
  - PRO MATE® II Universal Device Programmer
  - PICSTART<sup>®</sup> Plus Development Programmer
- Low Cost Demonstration Boards
  - PICDEM<sup>™</sup> 1 Demonstration Board
  - PICDEM.net<sup>™</sup> Demonstration Board
  - PICDEM 2 Plus Demonstration Board
  - PICDEM 3 Demonstration Board
  - PICDEM 17 Demonstration Board
  - PICDEM 18R Demonstration Board
  - PICDEM LIN Demonstration Board
  - PICDEM USB Demonstration Board
- Evaluation Kits
  - KEELOQ®
  - PICDEM MSC
  - microID®
  - CAN
  - PowerSmart®
  - Analog

#### 25.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16-bit microcontroller market. The MPLAB IDE is a Windows<sup>®</sup> based application that contains:

- · An interface to debugging tools
  - simulator
  - programmer (sold separately)
  - emulator (sold separately)
  - in-circuit debugger (sold separately)
- · A full-featured editor with color coded context
- · A multiple project manager
- Customizable data windows with direct edit of contents
- High level source code debugging
- Mouse over variable inspection
- Extensive on-line help

The MPLAB IDE allows you to:

- Edit your source files (either assembly or C)
- One touch assemble (or compile) and download to PICmicro emulator and simulator tools (automatically updates all project information)
- Debug using:
  - source files (assembly or C)
  - absolute listing file (mixed assembly and C)
  - machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost effective simulators, through low cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increasing flexibility and power.

#### 25.2 MPASM Assembler

The MPASM assembler is a full-featured, universal macro assembler for all PICmicro MCUs.

The MPASM assembler generates relocatable object files for the MPLINK object linker, Intel<sup>®</sup> standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contains source lines and generated machine code and COFF files for debugging.

The MPASM assembler features include:

- Integration into MPLAB IDE projects
- · User defined macros to streamline assembly code
- · Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

#### 25.3 MPLAB C17 and MPLAB C18 C Compilers

The MPLAB C17 and MPLAB C18 Code Development Systems are complete ANSI C compilers for Microchip's PIC17CXXX and PIC18CXXX family of microcontrollers. These compilers provide powerful integration capabilities, superior code optimization and ease of use not found with other compilers.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

#### 25.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK object linker combines relocatable objects created by the MPASM assembler and the MPLAB C17 and MPLAB C18 C compilers. It can link relocatable objects from pre-compiled libraries, using directives from a linker script.

The MPLIB object librarian manages the creation and modification of library files of pre-compiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

#### 25.5 MPLAB C30 C Compiler

The MPLAB C30 C compiler is a full-featured, ANSI compliant, optimizing compiler that translates standard ANSI C programs into dsPIC30F assembly language source. The compiler also supports many command-line options and language extensions to take full advantage of the dsPIC30F device hardware capabilities, and afford fine control of the compiler code generator.

MPLAB C30 is distributed with a complete ANSI C standard library. All library functions have been validated and conform to the ANSI C library standard. The library includes functions for string manipulation, dynamic memory allocation, data conversion, timekeeping, and math functions (trigonometric, exponential and hyperbolic). The compiler provides symbolic information for high level source debugging with the MPLAB IDE.

# 25.6 MPLAB ASM30 Assembler, Linker, and Librarian

MPLAB ASM30 assembler produces relocatable machine code from symbolic assembly language for dsPIC30F devices. MPLAB C30 compiler uses the assembler to produce it's object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- Support for the entire dsPIC30F instruction set
- Support for fixed-point and floating-point data
- · Command line interface
- Rich directive set
- Flexible macro language
- MPLAB IDE compatibility

#### 25.7 MPLAB SIM Software Simulator

The MPLAB SIM software simulator allows code development in a PC hosted environment by simulating the PICmicro series microcontrollers on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a file, or user defined key press, to any pin. The execution can be performed in Single-Step, Execute Until Break, or Trace mode.

The MPLAB SIM simulator fully supports symbolic debugging using the MPLAB C17 and MPLAB C18 C Compilers, as well as the MPASM assembler. The software simulator offers the flexibility to develop and debug code outside of the laboratory environment, making it an excellent, economical software development tool.

#### 25.8 MPLAB SIM30 Software Simulator

The MPLAB SIM30 software simulator allows code development in a PC hosted environment by simulating the dsPIC30F series microcontrollers on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a file, or user defined key press, to any of the pins.

The MPLAB SIM30 simulator fully supports symbolic debugging using the MPLAB C30 C Compiler and MPLAB ASM30 assembler. The simulator runs in either a Command Line mode for automated tasks, or from MPLAB IDE. This high speed simulator is designed to debug, analyze and optimize time intensive DSP routines.

#### 25.9 MPLAB ICE 2000 High Performance Universal In-Circuit Emulator

The MPLAB ICE 2000 universal in-circuit emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PICmicro microcontrollers. Software control of the MPLAB ICE 2000 in-circuit emulator is advanced by the MPLAB Integrated Development Environment, which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICE 2000 is a full-featured emulator system with enhanced trace, trigger and data monitoring features. Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The universal architecture of the MPLAB ICE in-circuit emulator allows expansion to support new PICmicro microcontrollers.

The MPLAB ICE 2000 in-circuit emulator system has been designed as a real-time emulation system with advanced features that are typically found on more expensive development tools. The PC platform and Microsoft<sup>®</sup> Windows 32-bit operating system were chosen to best make these features available in a simple, unified application.

### 25.10 MPLAB ICE 4000 High Performance Universal In-Circuit Emulator

The MPLAB ICE 4000 universal in-circuit emulator is intended to provide the product development engineer with a complete microcontroller design tool set for highend PICmicro microcontrollers. Software control of the MPLAB ICE in-circuit emulator is provided by the MPLAB Integrated Development Environment, which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICD 4000 is a premium emulator system, providing the features of MPLAB ICE 2000, but with increased emulation memory and high speed performance for dsPIC30F and PIC18XXXX devices. Its advanced emulator features include complex triggering and timing, up to 2 Mb of emulation memory, and the ability to view variables in real-time.

The MPLAB ICE 4000 in-circuit emulator system has been designed as a real-time emulation system with advanced features that are typically found on more expensive development tools. The PC platform and Microsoft Windows 32-bit operating system were chosen to best make these features available in a simple, unified application.

### 25.11 MPLAB ICD 2 In-Circuit Debugger

Microchip's In-Circuit Debugger, MPLAB ICD 2, is a powerful, low cost, run-time development tool, connecting to the host PC via an RS-232 or high speed USB interface. This tool is based on the FLASH PICmicro MCUs and can be used to develop for these and other PICmicro microcontrollers. The MPLAB ICD 2 utilizes the in-circuit debugging capability built into the FLASH devices. This feature, along with Microchip's In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>) protocol, offers cost effective in-circuit FLASH debugging from the graphical user interface of the MPLAB Integrated Development Environment. This enables a designer to develop and debug source code by setting breakpoints, single-stepping and watching variables, CPU status and peripheral registers. Running at full speed enables testing hardware and applications in real-time. MPLAB ICD 2 also serves as a development programmer for selected PICmicro devices.

#### 25.12 PRO MATE II Universal Device Programmer

The PRO MATE II is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features an LCD display for instructions and error messages and a modular detachable socket assembly to support various package types. In Stand-Alone mode, the PRO MATE II device programmer can read, verify, and program PICmicro devices without a PC connection. It can also set code protection in this mode.

#### 25.13 PICSTART Plus Development Programmer

The PICSTART Plus development programmer is an easy-to-use, low cost, prototype programmer. It connects to the PC via a COM (RS-232) port. MPLAB Integrated Development Environment software makes using the programmer simple and efficient. The PICSTART Plus development programmer supports most PICmicro devices up to 40 pins. Larger pin count devices, such as the PIC16C92X and PIC17C76X, may be supported with an adapter socket. The PICSTART Plus development programmer is CE compliant.

#### 25.14 PICDEM 1 PICmicro Demonstration Board

The PICDEM 1 demonstration board demonstrates the capabilities of the PIC16C5X (PIC16C54 to PIC16C58A), PIC16C61, PIC16C62X, PIC16C71, PIC16C8X, PIC17C42, PIC17C43 and PIC17C44. All necessary hardware and software is included to run basic demo programs. The sample microcontrollers provided with the PICDEM 1 demonstration board can be programmed with a PRO MATE II device programmer, or a PICSTART Plus development programmer. The PICDEM 1 demonstration board can be connected to the MPLAB ICE in-circuit emulator for testing. A prototype area extends the circuitry for additional application components. Features include an RS-232 interface, a potentiometer for simulated analog input, push button switches and eight LEDs.

#### 25.15 PICDEM.net Internet/Ethernet Demonstration Board

The PICDEM.net demonstration board is an Internet/ Ethernet demonstration board using the PIC18F452 microcontroller and TCP/IP firmware. The board supports any 40-pin DIP device that conforms to the standard pinout used by the PIC16F877 or PIC18C452. This kit features a user friendly TCP/IP stack, web server with HTML, a 24L256 Serial EEPROM for Xmodem download to web pages into Serial EEPROM, ICSP/MPLAB ICD 2 interface connector, an Ethernet interface, RS-232 interface, and a 16 x 2 LCD display. Also included is the book and CD-ROM *"TCP/IP Lean, Web Servers for Embedded Systems,"* by Jeremy Bentham

### 25.16 PICDEM 2 Plus Demonstration Board

The PICDEM 2 Plus demonstration board supports many 18-, 28-, and 40-pin microcontrollers, including PIC16F87X and PIC18FXX2 devices. All the necessary hardware and software is included to run the demonstration programs. The sample microcontrollers provided with the PICDEM 2 demonstration board can be programmed with a PRO MATE II device programmer, PICSTART Plus development programmer, or MPLAB ICD 2 with a Universal Programmer Adapter. The MPLAB ICD 2 and MPLAB ICE in-circuit emulators may also be used with the PICDEM 2 demonstration board to test firmware. A prototype area extends the circuitry for additional application components. Some of the features include an RS-232 interface, a 2 x 16 LCD display, a piezo speaker, an on-board temperature sensor, four LEDs, and sample PIC18F452 and PIC16F877 FLASH microcontrollers.

### 25.17 PICDEM 3 PIC16C92X Demonstration Board

The PICDEM 3 demonstration board supports the PIC16C923 and PIC16C924 in the PLCC package. All the necessary hardware and software is included to run the demonstration programs.

### 25.18 PICDEM 17 Demonstration Board

The PICDEM 17 demonstration board is an evaluation board that demonstrates the capabilities of several Microchip microcontrollers, including PIC17C752, PIC17C756A, PIC17C762 and PIC17C766. A programmed sample is included. The PRO MATE II device programmer, or the PICSTART Plus development programmer, can be used to reprogram the device for user tailored application development. The PICDEM 17 demonstration board supports program download and execution from external on-board FLASH memory. A generous prototype area is available for user hardware expansion.

#### 25.19 PICDEM 18R PIC18C601/801 Demonstration Board

The PICDEM 18R demonstration board serves to assist development of the PIC18C601/801 family of Microchip microcontrollers. It provides hardware implementation of both 8-bit Multiplexed/De-multiplexed and 16-bit Memory modes. The board includes 2 Mb external FLASH memory and 128 Kb SRAM memory, as well as serial EEPROM, allowing access to the wide range of memory types supported by the PIC18C601/801.

#### 25.20 PICDEM LIN PIC16C43X Demonstration Board

The powerful LIN hardware and software kit includes a series of boards and three PICmicro microcontrollers. The small footprint PIC16C432 and PIC16C433 are used as slaves in the LIN communication and feature on-board LIN transceivers. A PIC16F874 FLASH microcontroller serves as the master. All three micro-controllers are programmed with firmware to provide LIN bus communication.

### 25.21 PICDEM USB PIC16C7X5 Demonstration Board

The PICDEM USB Demonstration Board shows off the capabilities of the PIC16C745 and PIC16C765 USB microcontrollers. This board provides the basis for future USB products.

### 25.22 Evaluation and Programming Tools

In addition to the PICDEM series of circuits, Microchip has a line of evaluation kits and demonstration software for these products.

- KEELOQ evaluation and programming tools for Microchip's HCS Secure Data Products
- CAN developers kit for automotive network applications
- Analog design boards and filter design software
- PowerSmart battery charging evaluation/ calibration kits
- IrDA<sup>®</sup> development kit
- microID development and RFLab<sup>™</sup> development software
- SEEVAL<sup>®</sup> designer kit for memory evaluation and endurance calculations
- PICDEM MSC demo boards for Switching mode power supply, high power IR driver, delta sigma ADC, and flow rate sensor

Check the Microchip web page and the latest Product Line Card for the complete list of demonstration and evaluation kits.

		sic	001	erware	20		STOTE	Inma	Depngger	sıəmı	Program			SILV	IBV-	a pue	source	owə	a	
	MPLAB Integrated Development Environment	MPLAB C17 C Compiler	MPLAB C18 C Compiler	MPASM Assembler/ MPLINK Object Linker	MPLAB C30 C Compiler	MPLAB ASM30 Assembler/Linker/Librarian	MPLAB ICE 2000 In-Circuit Emulator	MPLAB ICE 4000 In-Circuit Emulator	MPLAB ICD 2 In-Circuit Debugger	PICSTART Plus Entry Level Development Programmer	PRO MATE II Universal Device Programmer	<b>PICDEM 1 Demonstration Board</b>	PICDEM.net Demonstration Board	PICDEM 2 Plus Demonstration Board	<b>PICDEM 3 Demonstration Board</b>	PICDEM 14A Demonstration Board	PICDEM 17 Demonstration Board	PICDEM 18R Demonstration Board	PICDEM LIN Demonstration Board	PICDEM USB Demonstration Board
PIC12CXX	>			>			>	>		>	>	ъ			8					
PIC12FXX	>			`			>		>	>	>									
PIC1400	>			>			>			>	>					>				
PIC16C5	>			^			>	>		~	>	>								
PIC16C6	>			>			>	>	*>	>	>			<b>^</b> +						
20910Id	>			>			>	>		`	>	>								
PIC16C4	>			>			>			`	>								>	
PIC16F6	>			>			**>			**`	**/									
PIC16C	>			>			>	>	*	>	>	⁺,		⁺,						
7281219	>			>			>	>		>	>									
7281219	>			>			>			>	>									>
92912Id	>			>			>	>		>	>	>								
PIC16F8)	`` ``			· ·			`` ``		<u>``</u>	· 、	``````````````````````````````````````								~	>
6291214	`	-		`			`	>		````	· ·	-			>					
PIC17C4	> >	> >		>			> >	>		` `	> >	>					>			
PIC18CX	>		>	>			>	>		>	>		>	>						
PI18CX0								>	>									>		
PIC18FX)	>		>	>			>	>	>	>	>			>						
dsPIC30					>	>		>	>											
BLE 2	)-1:	L		/EL(	יאכ				S FROM	MICI	ROCH	IP	1	1	1			1		

### TABLE 25-1: DEVELOPMENT TOOLS FROM MICROCHIP

### 26.0 ELECTRICAL CHARACTERISTICS

#### Absolute Maximum Ratings (†)

	~
Ambient temperature under bias	55°C to +125°C
Storage temperature	-65°C to +150°C
Voltage on any pin with respect to Vss (except VDD, MCLR, and RA4)	3V to (VDD + 0.3V)
Voltage on VDD with respect to Vss	-0.3V to +5.5V
Voltage on MCLR with respect to Vss (Note 2)	0V to +13.25V
Voltage on RA4 with respect to Vss	0V to +12.0V
	1.0W
Maximum current out of Vss pin	300 mA
Maximum current into VDD pin	250 mA
Input clamp current, IIK (VI < 0 or VI > VDD).	±20 mA
Output clamp current, loк (Vo < 0 or Vo > Vop)	±20 mA
Maximum output current sunk by any I/O pin	
Maximum output current sourced by any 1/9 pin	25 mA
Maximum current sunk by all ports	200 mA
Maximum current sourced by all ports	200 mA


Note 1: Power dissipation is calculated as follows:


 $Rdis = VDD \times \{IDD - \Sigma IOH\} + \Sigma \{(VDD-VOH) \times IOH\} + \Sigma(VOI \times IOL)$ 

Voltage spikes below Vss at the MCLR/VPP pin, inducing currents greater than 80 mA, may cause latchup.
 Thus, a series resistor of 50-100Ω should be used when applying a "low" level to the MCLR/VPP pin, rather than pulling this pin directly to Vss.

**†** NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.









**FIGURE 26-2:** PIC18LF6520/8520 VOLTAGE-FREQUENCY GRAPH (INDUSTRIAL)

FIGURE 26-3: PIC18F6620/6720/8620/8720 VOLTAGE-FREQUENCY GRAPH (INDUSTRIAL, EXTENDED)





### 26.1 DC Characteristics: Supply Voltage PIC18FXX20 (Industrial, Extended) PIC18LFXX20 (Industrial)

PIC18LFXX20 (Industrial)         Standard Operating Conditions (unless otherwise stated)           Operating temperature         -40°C ≤ TA ≤ +85°C for industrial										
PIC18F (Ind	<b>XX20</b> ustrial, Ext	ended)		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended						
Param No.	Symbol	Characteristic	Min	Тур	Мах	Units	Conditions			
	Vdd	Supply Voltage					$\bigcirc$			
D001		PIC18LFXX20	2.0	—	5.5	V	HS, XT, RC and LP Qsc mode			
		PIC18FXX20	4.2	_	5.5	V				
D001A	AVDD	Analog Supply Voltage	VDD-0.3	_	VDD + 0.3	V				
D002	Vdr	RAM Data Retention Voltage <sup>(1)</sup>	1.5		_	V				
D003	VPOR	VDD Start Voltage to ensure internal Power-on Reset signal	_	_	0.7	>	See section on Power-on Reset for details			
D004	SVDD	VDD Rise Rate to ensure internal Power-on Reset signal	0.05	—	-	Vinis	See section on Power-on Reset for details			
	VBOR	Brown-out Reset Voltage			$\land$	$\mathcal{I}$				
D005		BORV1:BORV0 = 11	2.00	- <	2.16	V				
		BORV1:BORV0 = 10	2.70	$\prec$	2.86	V				
		BORV1:BORV0 = 01	4.20	$\sim$	4.46	V				
		BORV1:BORV0 = 00	4.50 🔨	A	4.78	V				

Legend: Shading of rows is to assist in readability of the table.

Note 1: This is the limit to which VDD can be lowered in SLEEP mode, or during a device RESET, without losing RAM data.

#### 26.2 DC Characteristics: Power-down and Supply Current PIC18FXX20 (Industrial, Extended) PIC18LFXX20 (Industrial)

PIC18LFXX20 (Industrial)         Standard Operating Conditions (unless otherwise stated)           Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial										
PIC18FX (Indu:	X20		-	erating Co	l) rial nded					
Param No.	Device	Тур	Max	Units	Conditions					
	Power-down Current (IPD)	(1)			$\land$					
	PIC18LFXX20	0.2	1	μΑ	-40°C					
		0.2	1	μA	25°C (	VDD = 2.0V, (SLEEP mode)				
		1.2	5	μA	85°C					
	PIC18LFXX20	0.4	1	μA	-40°C	$\checkmark$				
		0.4	1	μA	25°C	VDD = 3.0V, (SLEEP mode)				
		1.8	8	μA	85℃)					
	All devices	0.7	2	μA	-40°C					
		0.7	2	μA	25°C	VDD = 5.0V, (SLEEP mode)				
		3.0	15	μA	∧ ( <u>85</u> °C					

Legend: Shading of rows is to assist in readability of the table. **Note 1:** The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in high-impedance state and tied to VDD or VSS, and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active Operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

MCLR = VDD; WDT enabled/disabled as specified.

3: For RC oscillator configurations, our ent through REXT is not included. The current through the resistor can be estimated by the formula Ir =  $VDD/2Re t ((mA) With REXT in k\Omega)$ .

### 26.2 DC Characteristics: Power-down and Supply Current PIC18FXX20 (Industrial, Extended) PIC18LFXX20 (Industrial) (Continued)

PIC18LF (Indu	<b>XX20</b> (strial)	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial							
PIC18FX (Indu	<b>X20</b> Istrial, Extended)	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended							
Param No.	Device	Тур	Max	Units	Conditions				
	Supply Current (IDD) <sup>(2,3)</sup>					$\langle \rangle$	$\overline{\checkmark}$		
	PIC18LFXX20	165	350	μA	-40°C	$\land$			
		165	350	μA	25°C	VDD = x, OV			
		170	350	μA	85°C	$\langle \mathcal{A}   \mathcal{V}$			
	PIC18LFXX20	360	750	μA	-40°C	$\bigcirc$			
		340	750	μA	25°C <	VDD = 3.0V	Fosc = 1 MHz, EC oscillator		
		300	750	μA	85°C	$\langle \rangle$			
	All devices	800	1700	μA	-40°C	$\sim$			
		730	1700	μA	<u>∕25°C</u>	VDD = 5.0V			
		700	1700	μA	<<∕ <b>85°C</b>				
	PIC18LFXX20	600	1200	μΑ	-40°C				
		600	1200	(uA	≥2аC	VDD = 2.0V			
		640	1300<	(uA)	∑ 85°C				
	PIC18LFXX20	1000	2500	hA	∽ -40°C				
		1000	2500	μA	25°C	VDD = 3.0V	Fosc = 4 MHz, EC oscillator		
		1000	2500/	λμΑ	85°C				
	All devices	2.2	5.0	mA	-40°C				
	_	(2.1)	) 5.0	mA	25°C	VDD = 5.0V			
		2.0	5.0	mA	85°C				

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in high-impedance state and tied to VDD or Vss, and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active Operation mode are:

) OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

MCLR = VDD; WDT enabled/disabled as specified.

For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in k $\Omega$ .

### 26.2 DC Characteristics: Power-down and Supply Current PIC18FXX20 (Industrial, Extended) PIC18LFXX20 (Industrial) (Continued)

		1.10				, entre a ca				
PIC18LF (Indu	XX20 strial)		Standard Operating Conditions (unless otherwise stated)         Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial							
PIC18FX (Indu	<b>X20</b> strial, Extended)	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended								
Param No.	Device	Тур	Max	Units	Conditions					
	Supply Current (IDD) <sup>(2,3)</sup>									
	PIC18FX620,	9.3	15	mA	-40°C		, ,			
	PIC18FX720	9.5	15	mA	25°C	$V_{QD} = 4.2V$				
		10	15	mA	85°C <		Fosc = 25 MHz, EC oscillator			
	PIC18FX620,	11.8	20	mA	-40°C	$\sim$				
	PIC18FX720	12	20	mA	25 Q	) VDD = 5.0V				
		12	20	mA	<b>∕</b> 85°℃	/				
	PIC18FX520	TBD	TBD	mA	<<-40°C					
		TBD	TBD	mA <	25°C	VDD = 4.2V				
		TBD	TBD	mA	≥85°C		Fosc = 40 MHz,			
	PIC18FX520	TBD	TBD <	mA	-40°C		EC oscillator			
		TBD	TBD	mA	∕ 25°C	VDD = 5.0V				
		TBD	TBD	mA∼	85°C					
	PIC18LFXX20	TBD	тво	<u></u> μΑ	-10°C					
		TBD	TBD	μA	25°C	VDD = 2.0V				
		(TBD )	TBD	μΑ	70°C					
	PIC18LFXX20	TBD	/ TBD	μA	-10°C		Fosc = 32 kHz,			
		TBD TBD	TBD	μA	25°C 70°C	VDD = 3.0V	Timer1 as clock			
	,Att-devices	TBD	TBD TBD	μΑ μΑ	-10°C					
		TBD	TBD	μΑ μΑ	-10 C 25°C	VDD = 5.0V				
		TBD	TBD	μΑ	23 C 70°C	VUU - 5.0V				
				μΛ	100					

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in high-impedance state and tied to VDD or Vss, and all features that add delta surrent disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the

current consumption

The test conditions for all IDD measurements in active Operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

MCLR = VDD; WDT enabled/disabled as specified.

**3:** For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kΩ.

#### 26.2 DC Characteristics: Power-down and Supply Current PIC18FXX20 (Industrial, Extended) PIC18LFXX20 (Industrial) (Continued)

PIC18LF		Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial							
PIC18FX (Indus	<b>X20</b> strial, Extended)	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended							
Param No.	Device	Тур	Max	Units		Condit	ions		
	Module Differential Curren	nts (∆lw	от, ∆ <b>І</b> вс	R, ∆ILVD	, $\Delta$ IOSCB, $\Delta$ IAD)	, \C			
D022	Watchdog Timer	<1	2.0	μA	-40°C				
(∆IWDT)		<1	1.5	μA	25°C	$\square$	VDD = 2.0V		
		<1	3	μA	85°C				
		3	10	μA	-40°C	$\sim$			
		2.5	6	μA	25°C	VDD = 3.0V			
		3	15	μA	85°C	$\searrow$			
		15	25	μA	40°C ))				
		12	20	μA	// 25°C	VDD = 5.0V			
		12	25	μΑ	<b>∕</b> 85°C				
D022A	Brown-out Reset	35	50	μÂ	-40°C to +85°C	VDD = 3.0V			
( $\Delta$ IBOR)		45	65	μĄ	-40°C to +85°C		VDD = 5.0V		
D022B	Low Voltage Detect	33	45	μA	_40°C to +85°C		VDD = 2.0V		
(∆ILVD)		35	50	γų A	-40°C to +85°C		VDD = 3.0V		
		45	65	μĂ	-40°C to +85°C		VDD = 5.0V		
D025	Timer1 Oscillator	TED	<i>т</i> вр⁄	μA	-10°C				
( $\Delta$ IOSCB)		TBD	TBD	μA	25°C	VDD = 2.0V	32 kHz on Timer1		
		твр	ŤBD	μA	70°C				
		TBD	TBD	μA	-10°C				
		TBD	TBD	μA	25°C	VDD = 3.0V	32 kHz on Timer1		
		TBD	TBD	μA	70°C				
		TBD	TBD	μA	-10°C				
		TBD	TBD	μA	25°C	VDD = 5.0V	32 kHz on Timer1		
		TBD	TBD	μA	70°C				
D026	AVD Converter	<1	2	μA	25°C	VDD = 2.0V			
$(\Delta IAD)$		<1	2	μA	25°C	VDD = 3.0V	A/D on, not converting		
	$\mathbb{N}$	<1	2	μA	25°C	VDD = 5.0V			

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in high-impedance state and tied to VDD or Vss, and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active Operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

MCLR = VDD; WDT enabled/disabled as specified.

**3:** For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kΩ.

#### 26.3 DC Characteristics: PIC18FXX20 (Industrial, Extended) PIC18LFXX20 (Industrial)

			• • • • • •	,		$\langle \setminus$		
DC CHA	RACTER	RISTICS	$\begin{array}{l} \mbox{Standard Operating Conditions (unless otherwise stated)} \\ \mbox{Operating temperature } -40^{\circ}C \leq Ta \leq +85^{\circ}C \mbox{ for industrial} \\ -40^{\circ}C \leq Ta \leq +125^{\circ}C \mbox{ for extended} \end{array}$					
Param No.	Symbol	Characteristic	Min	Max	Units	Conditions		
	VIL	Input Low Voltage				$\bigwedge \lor$		
		I/O ports:			$\sim$	$\sim$		
D030		with TTL buffer	Vss	0.15 VDD	$\lambda \lambda$	VDQ ₹4.5V		
D030A			_	0.8	$\mathbf{v}$	$4.5V \le VDD \le 5.5V$		
D031		with Schmitt Trigger buffer	Vss	0.2 VØD	$\langle M \rangle$			
		RC3 and RC4	Vss	0.3 VDB	. V			
D032		MCLR	Vss	0,2 YDD	>v			
D032A		OSC1 (in XT, HS and LP modes) and T1OSI	Vss	0.3 VDD	V			
D033		OSC1 (in RC and EC mode) <sup>(1)</sup>	Vss((	0.2 VDD	V			
	Viн	Input High Voltage						
		I/O ports:						
D040		with TTL buffer	0.25 Vop +	Vdd	V	VDD < 4.5V		
D040A			2.0	Vdd	V	$4.5V \le VDD \le 5.5V$		
D041		with Schmitt Trigger buffer	0.8 VDD	Vdd	V			
		RC3 and RC4	0.7 Vdd	Vdd	V			
D042		MCLR, OSC1 (EC mode)	0.8 VDD	Vdd	V			
D042A		OSC1 (in XT, HS and LP modes) and T1OSI	0.7 Vdd	Vdd	V			
D043		OSC1 (RC mode)(4)	0.9 Vdd	Vdd	V			
	lı∟	Input Leakage Current <sup>(2,3)</sup>						
D060		I/O ports	—	±1	μA	Vss ≤ VPıN ≤ VDD, Pin at hi-impedance		
D061	<	MCLR	_	±5	μA	$Vss \le VPIN \le VDD$		
D063		QSC1>	—	±5	μA	$Vss \leq V PIN \leq V DD$		
	IPU	Weak Pull-up Current						
D070 <	KEURB	PORTB weak pull-up current	50	400	μA	VDD = 5V, VPIN = VSS		
D070 <	(REURB)	PORTB weak pull-up current	50	400	μA	VDD = 5V, VPIN = VSS		

**Note 1:** In RC oscillator configuration, the OSC1/CLKI pin is a Schmitt Trigger input. It is not recommended that the PICmicro device be driven with an external clock while in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

4: Parameter is characterized but not tested.

#### 26.3 DC Characteristics: PIC18FXX20 (Industrial, Extended) PIC18LFXX20 (Industrial) (Continued)

			•		-			
DC CHA				$\begin{array}{l} \mbox{Standard Operating Conditions (unless otherwise stated)} \\ \mbox{Operating temperature } -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for extended} \end{array}$				
Param No.	Symbol	Characteristic	Min	Мах	Units	Conditions		
	Vol	Output Low Voltage			~	$\langle \cdot \rangle$		
D080		I/O ports	—	0.6	v <	toL = 8.5 mA, VDD = 4.5V, 40°C to +85°C		
D080A			_	0.6	X	lov = 7.0 mA, VDD = 4.5V, 40°C to +125°C		
D083		OSC2/CLKO (RC mode)	—	0.6	<b>X</b>	Io∟ = 1.6 mA, VDD = 4.5V, -40°C to +85°C		
D083A			_ (	0.6	V	Io∟ = 1.2 mA, VDD = 4.5V, -40°C to +125°C		
	Vон	Output High Voltage <sup>(3)</sup>	$\land$	$\bigcirc$				
D090		I/O ports	VD0 - 0.7	_	V	IOH = -3.0 mA, VDD = 4.5V, -40°C to +85°C		
D090A		$\sim$	Vob-07	_	V	IOH = -2.5 mA, VDD = 4.5V, -40°C to +125°C		
D092		OSC2/CLKO (RC mode)	VD0 - 0.7	—	V	IOH = -1.3 mA, VDD = 4.5V, -40°C to +85°C		
D092A			VDD - 0.7	—	V	IOH = -1.0 mA, VDD = 4.5V, -40°C to +125°C		
D150	Vod	Open Drain High Voltage	_	8.5	V	RA4 pin		
		Capacitive Loading Specs						
D100 <sup>(4)</sup>	Cosc2	OSC2 pin	_	15	pF	In XT, HS and LP modes when external clock is used to drive OSC1		
D101	Cio	All I/O pins and OSC2 (in RC/mode)	—	50	pF	To meet the AC Timing Specifications		
D102	Св <	SCL, SDA	—	400	pF	In I <sup>2</sup> C mode		

Note 1: In RC oscillator configuration, the OSC1/CLKI pin is a Schmitt Trigger input. It is not recommended that the PiCmioro device be driven with an external clock while in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified

tevels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

**3**: Negative current is defined as current sourced by the pin.

**4.** Parameter is characterized but not tested.

#### TABLE 26-1: COMPARATOR SPECIFICATIONS

Param No.	Sym	Characteristics	Min	Тур	Мах	Units	Comments
D300	VIOFF	Input Offset Voltage	_	± 5.0	± 10	mV	
D301	VICM	Input Common Mode Voltage	0	-	Vdd - 1.5	V (	$\square$
D302	CMRR	Common Mode Rejection Ratio	55	-	_	dB	$\bigcirc$
300 300A	TRESP	Response Time <sup>(1)</sup>	—	150	400 600 <	ns ns	PIC18FXX20 PIC18LFXX20
301	TMC20V	Comparator Mode Change to Output Valid	—	—	10	μs	


Note 1: Response time measured with one comparator input at (VDD - 1.5)/2, while the other input transitions from Vss to VDD.

### TABLE 26-2: VOLTAGE REFERENCE SPECIFICATIONS

Operating	Operating Conditions: 3.0V < VDD < 5.5V, -40°C < TA < +125°C, unless otherwise stated								
Param No.	Sym	Characteristics	Min	Тур	Мах	Units	Comments		
D310	VRES	Resolution	VDD/24	—	VDD/32	LSb			
D311	VRAA	Absolute Accuracy		_	1/4 1/2	LSb LSb	Low Range (VRR = 1) High Range (VRR = 0)		
D312	Vrur	Unit Resistor Value (R)	<u> </u>	2k	—	Ω			
310	TSET	Settling Time <sup>(1)</sup>	—	_	10	μs			

**Note 1:** Settling time measured while VRR  $\neq$  1 and VR<3:0> transitions from 0000 to 1111.

#### FIGURE 26-5: LOW VOLTAGE DETECT CHARACTERISTICS



### TABLE 26-3: LOW VOLTAGE DETECT CHARACTERISTICS

				erature	-40°C ≤ 1	A $\leq$ +85°C for industrial TA $\leq$ +125°C for extended		
Param No.	Symbol	Character	ristic	Min	Тур†	Мах	Units	Conditions
D420		LVD Voltage on	LVX = 0000	1.8	1.86	1.91	V	
		VDD transition high	LVV = 0001	2.0	2.06	2.12	V	
	to low	to low	LVV = 0010	2.2	2.27	2.34	V	
			LVV = 0011	2.4	2.47	2.55	V	
			LVV = 0100	2.5	2.58	2.66	V	
			LVV = 0101	2.7	2.78	2.86	V	
		$\sim$	LVV = 0110	2.8	2.89	2.98	V	
		LVV = 0111	3.0	3.1	3.2	V		
			LVV = 1000	3.3	3.41	3.52	V	
			LVV = 1001	3.5	3.61	3.72	V	
	$\square$	$\sim$	LVV = 1010	3.6	3.72	3.84	V	
	$\bigtriangledown$		LVV = 1011	3.8	3.92	4.04	V	
$\langle  \rangle$	$\searrow$		LVV = 1100	4.0	4.13	4.26	V	
	$\sim$		LVV = 1101	4.2	4.33	4.46	V	
$\searrow$			LVV = 1110	4.5	4.64	4.78	V	
D423	Vbg	Bandgap Reference Value	Voltage	_	1.22		V	

† Production tested at TAMB = 25°C. Specifications over temp. limits ensured by characterization.

DC Cha	racteris	stics	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended					
Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions	
		Internal Program Memory Programming Specifications (Note 1)						
D110	Vpp	Voltage on MCLR/VPP pin	9.00	—	13.25	V	(Note 2)	
D112	IPP	Current into MCLR/VPP pin		—	5	μA		
D113	IDDP	Supply Current during Programming	—	—	10	mA		
		Data EEPROM Memory				$\langle \rangle$		
D120	ED	Cell Endurance	100K	1M	$\neg$	EXW	, →40°C to +85°C	
D120A	ED	Cell Endurance	10K	100K		EW	+85°C to +125°C	
D121	Vdrw	VDD for Read/Write	VMIN	- <	5.5	V	Using EECON to read/write VMIN = Minimum operating voltage	
D122	TDEW	Erase/Write Cycle Time	_	(4)	))_	ms		
D123	TRETD	Characteristic Retention	40		-	Year	-40°C to +85°C (Note 3)	
D123A	TRETD	Characteristic Retention	100	(<	_	Year	25°C (Note 3)	
		Program FLASH Memory						
D130	Eр	Cell Endurance	10K	100K	—	E/W	-40°C to +85°C	
D130A	Eр	Cell Endurance	1000	10K	—	E/W	+85°C to +125°C	
D131	Vpr	VDD for Read	ŴміN	—	5.5	V	Vмın = Minimum operating voltage	
D132	VIE	VDD for Block Erase	4.5	—	5.5	V	Using ICSP port	
D132A	Viw	VDD for Externally Timed Erase or Write	4.5	—	5.5	V	Using ICSP port	
D132B	Vpew	VDD for Self-timed Write	VMIN	—	5.5	V	Vмın = Minimum operating voltage	
D133	TIE	ICSP Block Erase Cycle Time	—	5	—	ms	VDD > 4.5V	
D133A	Tiw	ICSP Erese or Write Cycle Time (externally timed)	1	—	-	ms	VDD > 4.5V	
D133A	TW	Self-timed Write Cycle Time	—	2.5	—	ms		
D134 <	TRETD	Characteristic Retention	40	—	—	Year	-40°C to +85°C (Note 3)	
D134A	TRETO	Characteristic Retention	100	—	—	Year	25°C (Note 3)	

#### TABLE 26-4: MEMORY PROGRAMMING REQUIREMENTS

Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: These specifications are for programming the on-chip program memory through the use of Table Write instructions.

**2:** The pin may be kept in this range at times other than programming, but it is not recommended.

**3:** Retention time is valid, provided no other specifications are violated.

### 26.4 AC (Timing) Characteristics

#### 26.4.1 TIMING PARAMETER SYMBOLOGY

The timing parameter symbols have been created following one of the following formats:

1. TppS2ppS	3	3. TCC:ST	(I <sup>2</sup> C specifications only)
2. TppS		4. Ts	(I <sup>2</sup> C specifications only)
Т			
F	Frequency	Т	Time
Lowercase le	etters (pp) and their meanings:		
рр			
сс	CCP1	osc	OSC1
ck	CLKO	rd	RD
CS	CS	rw	RD or WR
di	SDI	sc	SCK
do	SDO	SS	SS
dt	Data in	tO	TOCKI
io	I/O port	t1	T1CKI
mc	MCLR	wr	WR
Uppercase le	etters and their meanings:		
S			
F	Fall	Р	Period
Н	High	R	Rise
I	Invalid (Hi-impedance)	V	Valid
L	Low	Z	Hi-impedance
I <sup>2</sup> C only			
AA	output access	High	High
BUF	Bus free	Low	Low
TCC:ST (I <sup>2</sup> C s	specifications only)		
CC			
HD	Hold	SU	Setup
ST			
DAT	DATA input hold	STO	STOP condition
STA	START condition		


#### 26.4.2 TIMING CONDITIONS

The temperature and voltages specified in Table 26-5 apply to all timing specifications, unless otherwise noted. Figure 26-6 specifies the load conditions for the timing specifications.


#### TABLE 26-5: TEMPERATURE AND VOLTAGE SPECIFICATIONS - AC

	Standard Operating Conditions (unless otherwise stated)						
	Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial						
AC CHARACTERISTICS	-40°C $\leq$ TA $\leq$ +125°C for extended						
AC CHARACTERISTICS	Operating voltage VDD range as described in DC spec Section 26.1 and						
	Section 26.3.						
	LC parts operate for industrial temperatures only.						

#### FIGURE 26-6: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS



#### 26.4.3 TIMING DIAGRAMS AND SPECIFICATIONS



#### TABLE 26-6: EXTERNAL CLOCK TIMING REQUIREMENTS

Param. No.	Symbol	Characteristic	Min	Max	Units	Conditions
1A	Fosc	External CLKI Frequency <sup>(1)</sup>	DC	25	MHz	EC, ECIO, PIC18FX620/X720
			DC	40	MHz	EC, ECIO, PIC18FX520
		Oscillator Frequency <sup>(1)</sup>	DC	4	MHZ	RC osc
			0.1	4	MHZ	XT osc
			4	25 🗸 🔪	MHZ	HS osc
			4	10	MHz	HS + PLL osc, PIC18FX520
			4	6.25	∽MHz	HS + PLL osc, PIC18FX620/X720
			5 🔿	200	kHz	LP Osc mode
1	Tosc	External CLKI Period <sup>(1)</sup>	25<	, I	ns	EC, ECIO, PIC18FX620/X720
			<160		ns	EC, ECIO, PIC18FX520
		Oscillator Period <sup>(1)</sup>	-250	—	ns	RC osc
		$\square$	250	10,000	ns	XT osc
			25	250	ns	HS osc
		$\land$	$\searrow$ 100	250	ns	HS + PLL osc, PIC18FX520
			100	160	ns	HS + PLL osc, PIC18FX620/X720
			25	—	μS	LP osc
2	Тсү	Instruction Cycle Time	100	—	ns	Tcy = 4/Fosc
3	TosL,	External Clock in (OSC1)	30	-	ns	XT osc
	TosH	High or Low Time	2.5	_	μS	LP osc
		$\langle \rangle$	10	_	ns	HS osc
4	TosR,	External Clock in (OSC1) Rise	_	20	ns	XT osc
	TosF	or Fall Time	—	50	ns	LP osc
		Ň	—	7.5	ns	HS osc

Note 1: Instruction cycle period (TCY) equals four times the input oscillator time-base period for all configurations except PLL. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKI pin. When an external clock input is used, the "max." cycle time limit is "DC" (no clock) for all devices.

#### TABLE 26-7: PLL CLOCK TIMING SPECIFICATIONS (VDD = 4.2 TO 5.5V)

Sym	Characteristic	Min	Typ†	Мах	Units	Conditions
Fosc	Oscillator Frequency Range	4	—	10	MHz	HS mode
Fsys	On-chip VCO System Frequency	16	_	40	MHz	HS mode
t <sub>rc</sub>	PLL Start-up Time (Lock Time)	_	_	2	ms	
$\Delta \text{CLK}$	CLKO Stability (Jitter)	-2		+2	%	
	Fosc Fsys t <sub>rc</sub>	Fosc         Oscillator Frequency Range           Fsys         On-chip VCO System Frequency           t <sub>rc</sub> PLL Start-up Time (Lock Time)	Fosc         Oscillator Frequency Range         4           Fsys         On-chip VCO System Frequency         16           t <sub>rc</sub> PLL Start-up Time (Lock Time)         —	Fosc     Oscillator Frequency Range     4        Fsys     On-chip VCO System Frequency     16        t <sub>rc</sub> PLL Start-up Time (Lock Time)	FoscOscillator Frequency Range410FsysOn-chip VCO System Frequency1640t <sub>rc</sub> PLL Start-up Time (Lock Time)2	FoscOscillator Frequency Range410MHzFsysOn-chip VCO System Frequency1640MHztrcPLL Start-up Time (Lock Time)2ms

† Data in "Typ" column is at 5V, 25°C, unless otherwise stated. These parameters are for design guidance only and are not tested.







TABLE 26-8: CLKO AND I/O TIMING REQUIREMENT\$	<b>TABLE 26-8</b> :	CLKO AND I/O TIMING REQUIREMENT\$
---	---------------------	-----------------------------------

Param. No.	Symbol	Characteristic	Min	Тур	Мах	Units	Conditions
10	TosH2ckL	OSC1 ↑ to CLKO ↓	<u> </u>	75	200	ns	(1)
11	TosH2ckH	OSC1 ↑ to CLKO ↑	<u> </u>	75	200	ns	(1)
12	TckR	CLKO rise time	-	35	100	ns	(1)
13	TckF	CLKO fall time	—	35	100	ns	(1)
14	TckL2ioV	CLKO↓ to Port out vałło	—	_	0.5 TCY + 20	ns	(1)
15	TioV2ckH	Port in valid before CLKØ	0.25 TCY + 25		—	ns	(1)
16	TckH2iol	Port in hold after CLKO	0		—	ns	(1)
17	TosH2ioV	OSC1 (Q1 cycle) to Port out valid	_	50	150	ns	
18	TosH2iol	OSC1 ↑ (Q2(cycle) to) PIC18FXX20	100		—	ns	
18A		Port input invalid (I/O in hold time)	200	—	_	ns	
19	TioV2osH	Port input valid to OSC1 ↑ (I/Q in setup time)	0	—	—	ns	
20	TioR	Port output rise time PIC18FXX20	—	10	25	ns	
20A		PIC18LFXX20	) —	_	60	ns	
21	TioF	Port output fall time PIC18FXX20	—	10	25	ns	
21A		PIC18LFXX20	)		60	ns	
22†† /	TINP	INT pin high or low time	Тсү	—	—	ns	
23††	TRBP	RB7:RB4 change INT high or low time	Тсү	—	—	ns	
2411	TRCP	RC7:RC4 change INT high or low time	20			ns	

These parameters are asynchronous events not related to any internal clock edges.

Note (1: Measurements are taken in RC mode, where CLKO output is 4 x Tosc.




### FIGURE 26-9: PROGRAM MEMORY READ TIMING DIAGRAM

Operating Conditions: 2.0V < Vcc < 5.5V,  $-40^{\circ}C < TA < 125^{\circ}C$  unless otherwise stated.


TABLE 26-9:	CLKO AND I/O TIMING REQUIREMENTS

Param. No	Symbol	Characteristics	Min	Тур	Мах	Units
150	TadV2alL	Address out valid to ALE (address setup time)	0.25 Tcy – 10	—	_	ns
151	TalL2adl	ALE ↓ to address out invalid (address hold time)	5	—	—	ns
155	TalL2oeL	ALESTOP	10	0.125 Tcy		ns
160	TadZ2oeL	AD high-Z to $\overline{OE} \downarrow$ (bus release to $\overline{OE}$ )	0	_	_	ns
161	ToeH2adD	DEM to AD driven	0.125 Tcy – 5	_	_	ns
162	TadV20eH	$AS$ Data valid before $\overline{OE}$ $\uparrow$ (data setup time)	20			ns
163	ToeH2ad	$\overrightarrow{OE}$ $\uparrow$ to data in invalid (data hold time)	0	_	_	ns
164 🤇	₹alH2all	ALE pulse width	—	Тсү		ns
165	ToeL2øeH	OE pulse width	0.5 Tcy – 5	0.5 TCY	_	ns
166 🚫	TalH2alH	ALE $\uparrow$ to ALE $\uparrow$ (cycle time)	—	0.25 TCY	—	ns
167	Тасс	Address valid to data valid	0.75 Tcy – 25	_		ns
168 🗸	Тое	$\overline{OE}\downarrow$ to data valid		_	0.5 TCY – 25	ns
169	TalL2oeH	ALE $\downarrow$ to $\overline{OE}$ $\uparrow$	0.625 Tcy – 10		0.625 Tcy + 10	ns
171	TalH2csL	Chip Enable active to ALE $\downarrow$	0.25 Tcy – 20			ns
171A	TubL2oeH	AD valid to Chip Enable active		_	10	ns




Param. No	Symbol	Characteristics	Min	Тур	Мах	Units
150	TadV2alL	Address out valid to ALE $\downarrow$ (address setup time)	0.25 Tcy – 10	—	_	ns
151	TalL2adl	ALE $\downarrow$ to address out invalid (address hold time)	5	—	_	ns
153	TwrH2adl	WRn to data out invalid (data hold time)	5	—	_	ns
154	TwrL	WRn pulse width	0.5 Tcy – 5	0.5 TCY	_	ns
156	TadV2wrH	Data valid before WRn ↑ (data setup time)	0.5 Tcy – 10	—	_	ns
157	TbsV2wr[L	Byte select valid before WRn $\downarrow$ (byte select setup time)	0.25 TCY	—	_	ns
157A	TwrH2bsl	WRn $\uparrow$ to byte select invalid (byte select hold time)	0.125 Tcy – 5	—	_	ns
166	TalH2alH	ALE $\uparrow$ to ALE $\uparrow$ (cycle time)	_	0.25 TCY	_	ns
171 🔨	TalH2dsL	Chip Enable active to ALE $\downarrow$	0.25 Tcy - 20	—	_	ns
171A	Tubl 20eH	AD valid to Chip Enable active	_	—	10	ns

		AUDITE TINAINO	DEALUDEMENTO
TABLE 26-10:	PROGRAM MEMOR	WRITE	REQUIREMENTS



# FIGURE 26-11: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING


### FIGURE 26-12: BROWN-OUT RESET TIMING



## TABLE 26-11: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER AND BROWN-OUT RESET REQUIREMENTS

Param. No.	Symbol	Characteristic	Min	Тур	Мах	Units	Conditions
30	Time	MCLR Pulse Width (low)	2	_	—	μS	
31	TWDT	Watchdog Timer Time-out Period (No Postscaler)	7	18	33	ms	
32	Tost	Oscillation Start-up Timer Period	1024 Tosc	_	1024 Tosc	_	Tosc = OSC1 period
33	TPWRT	Power up Timer Period	28	72	132	ms	
34	Tioz	I/O high impedance from MCLR Low or Watchdog Timer Reset	—	2	_	μS	
35	TBOR	Brown-out Reset Pulse Width	200		_	μs	$VDD \le BVDD$ (see D005)
36	Tivrst	Time for Internal Reference Voltage to become stable	—	20	50	μS	
37	Tlvd	Low Voltage Detect Pulse Width	200	_	—	μs	$V D D \leq V L V D$






1

Param. No.	Symbol		Characterist	ic	Min	Мах	Units	Conditions
40	Tt0H	T0CKI High	Pulse Width	No Prescaler	0.5 Tcy + 20	—	ns	
			$\sim$	With Prescaler	10	—	ns	
41	Tt0L	T0CKI Low	Pulse Width	No Prescaler	0.5 TCY + 20	—	ns	
			$\square$	With Prescaler	10	—	ns	
42	Tt0P	T0CKI Perio	bd 〈〈/〉 bc	No Prescaler	Tcy + 10	—	ns	
			$\bigcirc$	With Prescaler	Greater of: 20 ns or <u>Tcy + 40</u> N	_	ns	N = prescale value (1, 2, 4,, 256)
45	Tt1H	T1CKI	Synchronous, n	o prescaler	0.5 TCY + 20	_	ns	
		High Time	Synchronous,	PIC18FXX20	10	—	ns	
		$\sim$	with prescaler	PIC18LFXX20	25	—	ns	
		$\nabla \sim$	Asynchronous	PIC18FXX20	30	_	ns	
		$\langle \rangle$		PIC18LFXX20	50	—	ns	
46	THE	1L TICKILow	Synchronous, n	o prescaler	0.5 TCY + 5	_	ns	
	$\bigcirc$	Time	Synchronous,	PIC18FXX20	10	_	ns	
	$\sim$		with prescaler	PIC18LFXX20	25	—	ns	
$\langle  \rangle$	$\searrow$		Asynchronous	PIC18FXX20	30	_	ns	
	$\sim$			PIC18LFXX20	TBD	TBD	ns	
47 🗸	Tt1P	T1CKI Input Period	Synchronous		Greater of: 20 ns or <u>Tcy + 40</u> N	—	ns	N = prescale value (1, 2, 4, 8)
			Asynchronous		60	—	ns	
	Ft1	T1CKI Osci	llator Input Frequ	uency Range	DC	50	kHz	
48	Tcke2tmrl	Delay from Timer Incre	External T1CKI ( ment	Clock Edge to	2 Tosc	7 Tosc	_	







# TABLE 26-13: CAPTURE/COMPARE/PWM REQUIREMENTS (ALL CCP MODULES)

Param. No.	Symbol	CI	haracteristic	;	Min	Max	Units	Conditions
50	TccL	CCPx Input Low	No Prescale	er 🔿 🤇	0.5 Tor + 20	_	ns	
		Time	With	PIC18FXX20>	10		ns	
			Prescaler	PIC18LFXX20	20	_	ns	
51	TccH	CCPx Input	No Prescale	er //	0.5 Tcy + 20	_	ns	
		High Time	With <	PIC18FXX20	10	_	ns	
		Pro	Prescaler	PIC18LFXX20	20	_	ns	
52	TccP	CCPx Input Perio	bd	~	<u>3 Tcy + 40</u> N	_	ns	N = prescale value (1,4 or 16)
53	TccR	CCPx Output Ris	e Time 🗸	PIC18FXX20	—	25	ns	
		((		PIC18LFXX20	—	45	ns	
54	TccF	CCPx Output Fa	Nime	PIC18FXX20	—	25	ns	
			$\sim$	PIC18LFXX20	—	45	ns	





Param. No.	Symbol	Characteristic		Min	Max	Units	Conditions
62	TdtV2wrH	Data in valid before $\overline{WR} \uparrow \text{ or } \overline{C}$ (setup time)	R R R R R R R R R R R R R R R R R R R	20 25	_	ns ns	Extended Temp. range
63	TwrH2dtl	$\overline{WR}$ $\uparrow$ or $\overline{CS}$ $\uparrow$ to data-in	PIC18FXX20	20		ns	
	invalid (hold t <del>ime</del> )	PIC18LFXX20	35		ns		
64	TrdL2dtV	$\overline{RD}\downarrow$ and $\overline{CS}\downarrow$ to data-out valid			80 90	ns ns	Extended Temp. range
65	TrdH2dtl	RD or CS to data-out invalid		10	30	ns	
66	TibfINH	Inhibit of the IBF flag bit being cleared from WR ↑ or CS ↑			3 Тсү		




### FIGURE 26-16: EXAMPLE SPI MASTER MODE TIMING (CKE = 0)

# TABLE 26-15: EXAMPLE SPI MODE REQUIREMENTS (MASTER MODE, CKE = 0)

Param. No.	Symbol	Characteristi	c	Min	Max	Units	Conditions
70	TssL2scH, TssL2scL	$\overline{SS} \downarrow \text{ to SCK} \downarrow \text{ or SCK}$ input	×	Тсү		ns	
71	TscH	SCK input high time	Continuous	1.25 Tcy + 30	_	ns	
71A		(Slave mode)	Single Byte	40		ns	(Note 1)
72	TscL	SCK input low time	Continuous	1.25 Tcy + 30	_	ns	
72A		(Slave mode)	Single Byte	40	_	ns	(Note 1)
73	TdiV2scH, TdiV2scL	Setup time of SDI data input to SCK edge		100	_	ns	
73A	Тв2в	ast clock edge of Byte1 to the 1st clock edge of Byte2		1.5 Tcy + 40	_	ns	(Note 2)
74	TscH2diL, TscL2dil	Hold time of SDI data input to	SCK edge	100	—	ns	
75	TOOR	SDO data output rise time	PIC18FXX20	—	25	ns	
	$\sum$		PIC18LFXX20	—	45	ns	
76	TdoF	SDO data output fall time		—	25	ns	
78 🗸	TscR	SCK output rise time	PIC18FXX20	—	25	ns	
		(Master mode)	PIC18LFXX20		45	ns	
79	TscF	SCK output fall time (Master m	iode)		25	ns	
80	TscH2doV,	SDO data output valid after	PIC18FXX20		50	ns	
	TscL2doV	SCK edge	PIC18LFXX20		100	ns	

**Note 1:** Requires the use of Parameter #73A.






# TABLE 26-16: EXAMPLE SPI MODE REQUIREMENTS (MASTER MODE, CKE = 1)

Param. No.	Symbol	Characterist	Characteristic		Max	Units	Conditions
71	TscH	SCK input high time	Continuous	1.25 Tcy + 30	—	ns	
71A		(Slave mode)	Single Byte	40	_	ns	(Note 1)
72	TscL	SCK input low time Continuous		1.25 Tcy + 30	_	ns	
72A			Slave mode Single Byte		_	ns	(Note 1)
73	TdiV2scH, TdiV2scL	Setup time of SDI data input to SCK edge		100	_	ns	
73A	Тв2в	Last clock edge of Byte1 to the 1st clock edge of Byte2		1.5 Tcy + 40	_	ns	(Note 2)
74	TscH2diL, TscL2diL	Hold time of SDI data input to SCK edge		100	_	ns	
75	TdoR	SDØ data output rise time	PIC18FXX20	—	25	ns	
		$\left\langle \right\rangle$	PIC18LFXX20		45	ns	
76 <	TdoF	SDO data output fall time		—	25	ns	
78	TscR	SCK output rise time	PIC18FXX20	—	25	ns	
		(Master mode)	PIC18LFXX20		45	ns	
79	TscF	SCK output fall time (Master mode)		—	25	ns	
80 🗸	TscH2doV,	SDO data output valid after PIC18FXX20		_	50	ns	
	TscL2doV	SCK edge PIC18LFXX20			100	ns	
81	TdoV2scH, TdoV2scL	SDO data output setup to SC	K edge	Тсү	_	ns	


**Note 1:** Requires the use of Parameter #73A.



# TABLE 26-17: EXAMPLE SPI MODE REQUIREMENTS (SLAVE MODE TIMING, CKE = 0)

Param. No.	Symbol	Characteristic		Min	Max	Units	Conditions
70	TssL2scH, TssL2scL	SS ↓ to SCK ↓ or SCK ↑ input		Тсү		ns	
71	TscH	SCK input high time	Continuous	1.25 Tcy + 30	—	ns	
71A		(Slave mode)			—	ns	(Note 1)
72	TscL	SCK input low time			—	ns	
72A		Slave-mode) Single Byte		40		ns	(Note 1)
73	TdiV2scH, TdiV2scL	Setup time of SDI data input to SCK edge		100	_	ns	
73A	Тв2в 🔨	ast clock edge of Byte1 to the first clock	1.5 Tcy + 40	—	ns	(Note 2)	
74	TscH2diL, TscL2diL	Hold time of SDI data input to SCK edge		100	_	ns	
75	TOOR	SDO data output rise time	PIC18FXX20		25	ns	
	$(\langle \rangle)$		PIC18LFXX20		45	ns	
76	TdOF	SDO data output fall time	•	_	25	ns	
77	TssH2doZ	SS ↑ to SDO output hi-impedance		10	50	ns	
78 \	TscR	SCK output rise time (Master mode)	PIC18FXX20		25	ns	
$ $ $\rangle$			PIC18LFXX20		45	ns	
79	TscF	SCK output fall time (Master mode)			25	ns	
80	TscH2doV,	SDO data output valid after SCK edge	PIC18FXX20	_	50	ns	
	TscL2doV		PIC18LFXX20		100	ns	
83	TscH2ssH, TscL2ssH	SS ↑ after SCK edge		1.5 TCY + 40	—	ns	

Note 1: Requires the use of Parameter #73A.




# TABLE 26-18: EXAMPLE SPI SLAVE MODE REQUIREMENTS (CKE = 1)

Param. No.	Symbol	Characteristic		Min	Max	Units	Conditions
70	TssL2scH, TssL2scL	SS↓ to SCK↓ or SCK 1 input		Тсү		ns	
71	TscH	SCK input high time	Continuous	1.25 Tcy + 30		ns	
71A		(Slave mode)	Single Byte	40	_	ns	(Note 1)
72	TscL	SCK input low time	Continuous	1.25 Tcy + 30		ns	
72A	~	(Slave mode)	Single Byte	40	—	ns	(Note 1)
73A	Тв2в	Last clock edge of Byte1 to the first	clock edge of Byte2	1.5 Tcy + 40	—	ns	(Note 2)
74	TscH2dil) TsçL2dil	Høld time of SDI data input to SCK edge		100		ns	
75	IdoR	SDO data output rise time	PIC18FXX20	—	25	ns	
	$\sim$		PIC18LFXX20		45	ns	
76	TdoF/	SDO data output fall time		—	25	ns	
7{1	TssH2doZ	SS ↑ to SDO output hi-impedance	9	10	50	ns	
78	TscR	SCK output rise time	PIC18FXX20		25	ns	
$\backslash$		(Master mode)	PIC18LFXX20	—	45	ns	
79 🗸	TscF	SCK output fall time (Master mode	e)	—	25	ns	
80	TscH2doV,	SDO data output valid after SCK	PIC18FXX20	—	50	ns	
	TscL2doV	edge	PIC18LFXX20	—	100	ns	
82	TssL2doV	SDO data output valid after $\overline{\text{SS}}\downarrow$	PIC18FXX20		50	ns	
		edge	PIC18LFXX20	—	100	ns	
83	TscH2ssH, TscL2ssH	SS ↑ after SCK edge		1.5 TCY + 40	—	ns	

**Note 1:** Requires the use of Parameter #73A.


### FIGURE 26-20: I<sup>2</sup>C BUS START/STOP BITS TIMING



# TABLE 26-19: I<sup>2</sup>C BUS START/STOP BITS REQUIREMENTS (SLAVE MODE)

Param. No.	Symbol	Characte	ristic	Min	Max	Units	Conditions
90	TSU:STA	START condition	100 kHz mode /	24700	/_	ns	Only relevant for Repeated
		Setup time	400 kHz modę <	600			START condition
91	THD:STA	START condition	100 kHz mode	4000		ns	After this period, the first
		Hold time	400 kHz mode	600	_		clock pulse is generated
92	TSU:STO	STOP condition	100 KHz mode	4700	_	ns	
		Setup time	400 kHz mode	600	_		
93	THD:STO	STOP condition	100 kHz mode	4000	_	ns	
		Hold time	400 kHz mode	600			

# FIGURE 26-21: I2C BUS DATA TIMING



Param. No.	Symbol	Charact	eristic	Min	Max	Units	Conditions
100	Тнідн	Clock high time	100 kHz mode	4.0	—	μS	PIC18FXX20 must operate at a minimum of 4.5 MHz
			400 kHz mode	0.6	—	μS	PIC18FXX20 must operate at a minimum of 10 MHz
			SSP Module	1.5 TCY	_		
101	TLOW	Clock low time	100 kHz mode	4.7	_	μs	PIC18FXX20 must operate at a minimum of 1.5 MHz
			400 kHz mode	1.3	_	as l	PIC18FXX20 must operate at a minimum of 10 MHz
			SSP Module	1.5 TCY	$-\langle \rangle$	$\sum \sum$	
102	Tr	SDA and SCL rise	100 kHz mode	—	1000	\\qs	
		time	400 kHz mode	20 + 0.1 Св	300	ns	CB is specified to be from 10 to 400 pF
103	TF	SDA and SCL fall	100 kHz mode		300/	ns	
		time	400 kHz mode	20 + 0.1 CB	300	ns	CB is specified to be from 10 to 400 pF
90	TSU:STA	START condition	100 kHz mode		—	μS	Only relevant for Repeated
		setup time	400 kHz mode	0.6	_	μS	START condition
91	THD:STA	START condition	100 kHz mode	4.0	—	μS	After this period, the first
		hold time	400 kHz mode	0.6	—	μS	clock pulse is generated
106	THD:DAT	Data input hold	100 kHz mode	0	—	ns	
		time	400 kHz mode	0	0.9	μS	
107	TSU:DAT	Data input setup	100 kHz mode	250	—	ns	(Note 2)
		time	400 kHz mode	100	—	ns	
92	Tsu:sto	STOP condition	100 kHz mode	4.7	—	μS	
		setup time	400 kHz mode	0.6	—	μS	
109	ΤΑΑ	Output valid from	100 kHz mode	—	3500	ns	(Note 1)
110	<b>T</b> ==		400 kHz mode		—	ns	
110		Bus free time	100 kHz mode 400 kHz mode	4.7 1.3	<u> </u>	μS μS	Time the bus must be free before a new transmission can start
D102	CB	Bus capacitive loadi	ng		400	pF	
		· · · · · · · · · · · · · · · · · · ·	5	1			

TABLE 26-20: 12	<sup>2</sup> C BUS DATA REQUIREME	ENTS (SLAVE MODE)
-----------------	-----------------------------------	-------------------

Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.
 2: AFast mode I<sup>2</sup>C bus device can be used in a Standard mode I<sup>2</sup>C bus system, but the requirement Is0:DAT ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line.

TR max. + Tsu:DAT = 1000 + 250 = 1250 ns (according to the Standard mode  $I^2C$  bus specification) before the SCL line is released.





TABLE 26-21: MASTER SSP I <sup>2</sup> C BUS START/STOP BITS REQUIREMENTS
---

Param. No.	Symbol	Characte	ristic	Min	Max	Units	Conditions
90	TSU:STA	START condition	100 kHz mode	2(Iosc)(BRG + 1)		ns	Only relevant for
		Setup time	400 kHz mode	2(Tosc)(BRG + 1)	—		Repeated START condition
			1 MHz mode <sup>(1)</sup>	> 2(Tosc)(BRG + 1)	—		Condition
91	THD:STA	START condition	100 kHz mode	2(Tosc)(BRG + 1)	—	ns	After this period, the
		Hold time	400 kHz mode	2(Tosc)(BRG + 1)	—		first clock pulse is generated
			1 MHz mode <sup>(1)</sup>	2(Tosc)(BRG + 1)	—		generated
92	Tsu:sto	STOP condition	100 kHz mode	2(Tosc)(BRG + 1)	—	ns	
		Setup time	400 kHz mode	2(Tosc)(BRG + 1)	_		
			1 MHz mode <sup>(1)</sup>	2(Tosc)(BRG + 1)			
93	THD:STO	STOP condition	100 kHz mode	2(Tosc)(BRG + 1)	—	ns	
		Hold time	400 kHz mode	2(Tosc)(BRG + 1)		]	
		$\left \right\rangle$	1 MHz mode <sup>(1)</sup>	2(Tosc)(BRG + 1)			

Note 1: Maximum pin capacitance = 10 pF for all I<sup>2</sup>C pins.



# MASTER SSP I<sup>2</sup>C BUS DATA TIMING




Param. No.	Symbol	Charac	teristic	Min	Max	Units	Conditions
100	Thigh	Clock high time	100 kHz mode	2(Tosc)(BRG + 1)	_	ms	$\square$
			400 kHz mode	2(Tosc)(BRG + 1)		ms	$\langle \rangle$
			1 MHz mode <sup>(1)</sup>	2(Tosc)(BRG + 1)		ms	
101	TLOW	Clock low time	100 kHz mode	2(Tosc)(BRG + 1)	-	ms	
			400 kHz mode	2(Tosc)(BRG + 1)	_	ms	$\square \square $
			1 MHz mode <sup>(1)</sup>	2(Tosc)(BRG + 1)	—	ms	2 >
102	TR	SDA and SCL	100 kHz mode	_	1000	ns ⁄^	CB is specified to be from
		rise time	400 kHz mode	20 + 0.1 Св	300	(ns	10 to 400 pF
			1 MHz mode <sup>(1)</sup>	_	300	\ns/	$\mathbf{P}$
103	TF	SDA and SCL	100 kHz mode	—	300	ns	CB is specified to be from
		fall time	400 kHz mode	20 + 0.1 Св 🔇	300	ris	10 to 400 pF
			1 MHz mode <sup>(1)</sup>	- ()	100	∕ ns	
90	TSU:STA	START condition	100 kHz mode	2(Tosc)(BRG + 1)		ms	Only relevant for
		setup time	400 kHz mode	2(Tosc)(BRG + 1)	<u>&gt;</u> —	ms	Repeated START
			1 MHz mode <sup>(1)</sup>	2(Tos¢)(BRG)+1)	_	ms	condition
91	THD:STA		100 kHz mode	2(70sc)(BRG + 1)	_	ms	After this period, the first
		hold time	400 kHz mode	2(Tose)(BRG + 1)	—	ms	clock pulse is generated
			1 MHz mode <sup>(1)</sup>	2(Toso)(BRG + 1)	_	ms	
106	THD:DAT	Data input	100 kHz mode	0	_	ns	
		hold time	400 kHz mode	0	0.9	ms	
			1 MHz mode	TBD	_	ns	
107	TSU:DAT	Data input	100 kHz mode	250	-	ns	(Note 2)
		setup time	400 kHz mode	100	_	ns	
		(	1 MHz mode <sup>(1)</sup>	TBD		ns	
92	Tsu:sto	STOP condition	100 kHz mode	2(Tosc)(BRG + 1)		ms	
		setup time	400 kHz mode	2(Tosc)(BRG + 1)	_	ms	
		$\langle \rangle$	1 MHz mode <sup>(1)</sup>	2(Tosc)(BRG + 1)	_	ms	
109	ΤΑΑ		100 kHz mode	_	3500	ns	
	$\wedge$	clock >	400 kHz mode	_	1000	ns	
	$\sim$ /	$\land \land \backsim$	1 MHz mode <sup>(1)</sup>	_	—	ns	
110	TBUF	Bus free time	100 kHz mode	4.7	_	ms	Time the bus must be free
	$\sim$	$\sim$	400 kHz mode	1.3	_	ms	before a new transmission
$\sim$	$\searrow$		1 MHz mode <sup>(1)</sup>	TBD		ms	can start
D(102	CB/	Bus capacitive loa	ading	_	400	pF	

TABLE 26-22: MASTER SSP I <sup>2</sup> C BUS DATA RE	QUIREMENTS
--	------------

Note f: Maximum pin capacitance = 10 pF for all I<sup>2</sup>C pins.

2: A Fast mode I<sup>2</sup>C bus device can be used in a Standard mode I<sup>2</sup>C bus system, but parameter #107 ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line, parameter #102 + parameter #107 = 1000 + 250 = 1250 ns (for 100 kHz mode) before the SCL line is released.


### FIGURE 26-24: USART SYNCHRONOUS TRANSMISSION (MASTER/SLAVE) TIMING



### TABLE 26-23: USART SYNCHRONOUS TRANSMISSION REQUIREMENTS

Param. No.	Symbol	Characteristic	Min	Max	Units	Conditions
120	TckH2dtV	SYNC XMIT (MASTER & SLAVE)				
		Clock high to data out valid	PIC18FXX20 -	40	ns	
			PIC18/FXX20 ~ -	100	ns	
121	Tckrf	Clock out rise time and fall time	PIC18FXX20 -	20	ns	
		(Master mode)	P1C18LFXX20 -	50	ns	
122	Tdtrf	Data out rise time and fall time	PIQ18FXX20 —	20	ns	
			PIG18LFXX20 —	50	ns	

## FIGURE 26-25: USART SYNCHRONOUS RÉCEIVE (MASTER/SLAVE) TIMING



# TABLE 26-24; USART SYNCHRONOUS RECEIVE REQUIREMENTS

Param. No.	Symbol	Characteristic	Min	Max	Units	Conditions
125	ŤdtV2ckl	SYNC RCV (MASTER & SLAVE)	40			
$\sim$		Data hold before CK $\downarrow$ (DT hold time)	10		ns	
126	TckL2dtl	Data hold after CK $\downarrow$ (DT hold time)	15		ns	

# TABLE 26-25: A/D CONVERTER CHARACTERISTICS: PIC18FXX20 (INDUSTRIAL, EXTENDED) PIC18LFXX20 (INDUSTRIAL)

								·····
Param No.	Symbol	Charact	teristic	Min	Тур	Мах	Units	Conditions
A01	NR	Resolution		—	—	10	bit	VREF = VDD ≥ 3.0V
				—	—	TBD	bit	VREF = VOD < 3.0V
A03	EIL	Integral linearity error		—	_	<±1 TBD	LSb/ LSb/	VREF = V0D ≥ 3.0V VREF = VDD < 3.0V
A04	Edl	Differential linearity error		_	_	<±1 TBD	LSD	$VREP = VDD \ge 3.0V$ VREF = VDD < 3.0V
A05	Efs	Full scale error		_	_	<±1 TBD	LSB LSb	VREF = VDD $\geq$ 3.0V VREF = VDD < 3.0V
A06	EOFF	Offset error		_	_		LSb LSb	VREF = VDD $\ge 3.0V$ VREF = VDD $< 3.0V$
A10		Monotonicity		gı	arantee	2(3)	_	$VSS \le VAIN \le VREF$
A20	Vref	Reference voltage	ge	0V	$\overline{(-)}$	$V \nearrow$	V	
A20A		(VREFH - VREFL)		3V _	(f)	)) _	V	For 10-bit resolution
A21	Vrefh	Reference voltage	ge High	AVss	$\sim$	AVDD + 0.3V	V	
A22	Vrefl	Reference voltage	ge Low	AVss ~ 0.3V	( —	AVDD	V	
A25	VAIN	Analog input vol	tage	AVSS-0.3V	$\geq$ _	VREF + 0.3V	V	
A30	ZAIN	Recommended i analog voltage s		F	—	10.0	kΩ	
A40	IAD	A/D conversion	PIC18FXX20	$\searrow$	180		μA	Average current
		current (VDD)	PIC18LFXX20	> -	90	—	μA	consumption when A/D is on <b>(Note 1)</b>
A50	IREF	VREF input curre	nt (Note 2)	10	_	1000	μA	During VAIN acquisition. Based on differential of VHOLD to VAIN. To charge CHOLD see Section 19.0.
			>	—		10	μA	During A/D conversion cycle.


Note 1: When A/D is off, it will not consume any current other than minor leakage current. The power-down current spec includes any such leakage from the A/D module. VREF current/is from RA2/AN2/VREF- and RA3/AN3/VREF+ pins or AVDD and AVss pins, whichever is selected

VREF current's from RA2/AN2/VREF- and RA3/AN3/VREF+ pins or AVDD and AVSS pins, whichever is selected as reference input.

2: XSS SVAIN SVREF

**3:** The A/ $\mathbb{D}$  conversion result never decreases with an increase in the input voltage, and has no missing codes.





# TABLE 26-26: A/D CONVERSION REQUIREMENTS

Param. No.	Symbol	Characteristic	Min	Мах	Units	Conditions
130	Tad	A/D clock period PIC18FXX20	1.6	20 <sup>(5)</sup>	μS	Tosc based, VREF $\geq$ 3.0V
		PIC18LFXX20	3.0	20 <sup>(5)</sup>	μS	Tosc based, VREF full range
		FUC 18FXX20	2.0	6.0	μS	A/D RC mode
			3.0	9.0	μS	A/D RC mode
131	TCNV	Conversion time (not including acquisition time) (Note 1)	11	12	Tad	
132	TACQ	Acquisition time (Note 3)	15	—	μS	$-40^{\circ}C \leq Temp \leq 125^{\circ}C$
		$\langle \rangle$	10	—	μS	$0^{\circ}C \le Temp \le 125^{\circ}C$
135	Tswc 🧹	Switching time from convert $\rightarrow$ sample	—	(Note 4)		
136	Тамр	Amplifier settling time (Note 2)	1		μS	This may be used if the "new" input voltage has not changed by more than 1 LSb (i.e., 5 mV @ 5.12V) from the last sampled voltage (as stated on CHOLD).

Note ADRES register may be read on the following TCY cycle.

2: See Section 19.0 for minimum conditions, when input voltage has changed more than 1 LSb.

**3:** The time for the holding capacitor to acquire the "New" input voltage, when the voltage changes full scale after the conversion (AVDD to AVss, or AVss to AVDD). The source impedance (*Rs*) on the input channels is 50Ω.

**4:** On the next Q4 cycle of the device clock.

5: The time of the A/D clock period is dependent on the device frequency and the TAD clock divider.

# 27.0 DC AND AC CHARACTERISTICS GRAPHS AND TABLES


Graphs and Tables are not available at this time.

© 2003 Microchip Technology Inc.

NOTES:

# 28.0 PACKAGING INFORMATION

## 28.1 Package Marking Information



Legen	d: XXX Y YY WW NNN	Customer specific information* Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code
Note:	be carried	nt the full Microchip part number cannot be marked on one line, it will over to the next line thus limiting the number of available characters her specific information.


\* Standard PICmicro device marking consists of Microchip part number, year code, week code, and traceability code. For PICmicro device marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

© 2003 Microchip Technology Inc.

### 28.2 Package Details

The following sections give the technical details of the packages.

# 64-Lead Plastic Thin Quad Flatpack (PT) 10x10x1 mm Body, 1.0/0.10 mm Lead Form (TQFP)




	Units		INCHES		М	ILLIMETERS	*
Dimensio	n Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		64			64	
Pitch	р		.020			0.50	
Pins per Side	n1		16			16	
Overall Height	А	.039	.043	.047	1.00	1.10	1.20
Molded Package Thickness	A2	.037	.039	.041	0.95	1.00	1.05
Standoff §	A1	.002	.006	.010	0.05	0.15	0.25
Foot Length	L	.018	.024	.030	0.45	0.60	0.75
Footprint (Reference)	(F)		.039			1.00	
Foot Angle	ф	0	3.5	7	0	3.5	7
Overall Width	Е	.463	.472	.482	11.75	12.00	12.25
Overall Length	D	.463	.472	.482	11.75	12.00	12.25
Molded Package Width	E1	.390	.394	.398	9.90	10.00	10.10
Molded Package Length	D1	.390	.394	.398	9.90	10.00	10.10
Lead Thickness	С	.005	.007	.009	0.13	0.18	0.23
Lead Width	В	.007	.009	.011	0.17	0.22	0.27
Pin 1 Corner Chamfer	CH	.025	.035	.045	0.64	0.89	1.14
Mold Draft Angle Top	α	5	10	15	5	10	15
Mold Draft Angle Bottom	β	5	10	15	5	10	15

\* Controlling Parameter

§ Significant Characteristic

Notes:

Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC Equivalent: MS-026 Drawing No. C04-085 80-Lead Plastic Thin Quad Flatpack (PT) 12x12x1 mm Body, 1.0/0.10 mm Lead Form (TQFP)



	Units	INCHES			М	MILLIMETERS*		
Dimensior	n Limits	MIN	NOM	MAX	MIN	NOM	MAX	
Number of Pins	n		80			80		
Pitch	р		.020			0.50		
Pins per Side	n1		20			20		
Overall Height	А	.039	.043	.047	1.00	1.10	1.20	
Molded Package Thickness	A2	.037	.039	.041	0.95	1.00	1.05	
Standoff §	A1	.002	.004	.006	0.05	0.10	0.15	
Foot Length	L	.018	.024	.030	0.45	0.60	0.75	
Footprint (Reference)	(F)		.039			1.00		
Foot Angle	¢	0	3.5	7	0	3.5	7	
Overall Width	Е	.541	.551	.561	13.75	14.00	14.25	
Overall Length	D	.541	.551	.561	13.75	14.00	14.25	
Molded Package Width	E1	.463	.472	.482	11.75	12.00	12.25	
Molded Package Length	D1	.463	.472	.482	11.75	12.00	12.25	
Lead Thickness	С	.004	.006	.008	0.09	0.15	0.20	
Lead Width	В	.007	.009	.011	0.17	0.22	0.27	
Pin 1 Corner Chamfer	СН	.025	.035	.045	0.64	0.89	1.14	
Mold Draft Angle Top	α	5	10	15	5	10	15	
Mold Draft Angle Bottom	β	5	10	15	5	10	15	

\* Controlling Parameter

§ Significant Characteristic

Notes:

Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC Equivalent: MS-026

Drawing No. C04-092

NOTES:

# APPENDIX A: REVISION HISTORY

## Revision A (January 2003)

Original data sheet for the PIC18FXX20 family which includes PIC18F6520, PIC18F6620, PIC18F6720, PIC18F8520, PIC18F8520 and PIC18F8720 devices.

This data sheet is based on the previous PIC18FXX20 Data Sheet (DS39580).

## TABLE B-1: DEVICE DIFFERENCES

# APPENDIX B: DEVICE DIFFERENCES

The differences between the devices listed in this data sheet are shown in Table B-1.

Feature	PIC18F6520	PIC18F6620	PIC18F6720	PIC18F8520	PIC18F8620	PIC18F8720
On-chip Program Memory (Kbytes)	32	64	128	32	64	128
Data Memory (bytes)	2048	3840	3840	2048	3840	3840
Boot Block (bytes)	2048	512	512	2048	512	512
Timer1 Low Power Option	Yes	No	No	Yes	No	No
I/O Ports	Ports A, B, C, D, E, F, G	Ports A, B, C, D, E, F, G	Ports A, B, C, D, E, F, G	Ports A, B, C, D, E, F, G, H, J	Ports A, B, C, D, E, F, G, H, J	Ports A, B, C, D, E, F, G, H, J
A/D Channels	12	12	12	16	16	16
External Memory Interface	No	No	No	Yes	Yes	Yes
Package Types	64-pin TQFP	64-pin TQFP	64-pin TQFP	80-pin TQFP	80-pin TQFP	80-pin TQFP

## APPENDIX C: CONVERSION CONSIDERATIONS

This appendix discusses the considerations for converting from previous versions of a device to the ones listed in this data sheet. Typically, these changes are due to the differences in the process technology used. An example of this type of conversion is from a PIC17C756 to a PIC18F8720.

TBD

# APPENDIX D: MIGRATION FROM MID-RANGE TO ENHANCED DEVICES

A detailed discussion of the differences between the mid-range MCU devices (i.e., PIC16CXXX) and the enhanced devices (i.e., PIC18FXXX) is provided in AN716, "Migrating Designs from PIC16C74A/74B to PIC18C442." The changes discussed, while device specific, are generally applicable to all mid-range to enhanced device migrations.

This Application Note is available as Literature Number DS00716.

## APPENDIX E: MIGRATION FROM HIGH-END TO ENHANCED DEVICES

A detailed discussion of the migration pathway and differences between the high-end MCU devices (i.e., PIC17CXXX) and the enhanced devices (i.e., PIC18FXXX) is provided in AN726, "PIC17CXXX to PIC18CXXX Migration." This Application Note is available as Literature Number DS00726.

NOTES:

# INDEX

1	^	١

A/D	
A/D Converter Interrupt, Configuring	
Acquisition Requirements	
Acquisition Time	
ADCON0 Register	
ADCON1 Register	
ADCON2 Register	
ADRESH Register 2	,
ADRESL Register 2	
Analog Port Pins	
Analog Port Pins, Configuring	219
Associated Register Summary	221
Calculating Minimum Required	
Acquisition Time (Example)	218
CCP2 Trigger	
Configuring the Module	217
Conversion Clock (TAD)	
Conversion Requirements	
Conversion Status (GO/DONE Bit)	216
Conversion Tad Cycles	
Conversions	
Converter Characteristics	
Equations	
Minimum Charging Time	
Special Event Trigger (CCP)	
Special Event Trigger (CCP2)	
TAD vs. Device Operating Frequencies (Table)	
Absolute Maximum Ratings	
AC (Timing) Characteristics	
	520
Load Conditions for Device Timing	
Load Conditions for Device Timing Specifications	321
Load Conditions for Device Timing Specifications Parameter Symbology	321 320
Load Conditions for Device Timing Specifications Parameter Symbology Temperature and Voltage Specifications	321 320 321
Load Conditions for Device Timing Specifications Parameter Symbology Temperature and Voltage Specifications Timing Conditions	321 320 321 321
Load Conditions for Device Timing Specifications Parameter Symbology Temperature and Voltage Specifications Timing Conditions ACKSTAT Status Flag	321 320 321 321 187
Load Conditions for Device Timing Specifications Parameter Symbology Temperature and Voltage Specifications Timing Conditions ACKSTAT Status Flag ADCON0 Register	321 320 321 321 187 213
Load Conditions for Device Timing Specifications Parameter Symbology Temperature and Voltage Specifications Timing Conditions ACKSTAT Status Flag ADCON0 Register GO/DONE Bit	321 320 321 321 187 213 216
Load Conditions for Device Timing Specifications Parameter Symbology Temperature and Voltage Specifications Timing Conditions ACKSTAT Status Flag ADCON0 Register GO/DONE Bit ADCON1 Register	321 320 321 321 187 213 216 213
Load Conditions for Device Timing Specifications Parameter Symbology Temperature and Voltage Specifications Timing Conditions ACKSTAT Status Flag ADCON0 Register GO/DONE Bit ADCON1 Register ADCON2 Register	321 320 321 321 187 213 216 213 213 213
Load Conditions for Device Timing Specifications Parameter Symbology Temperature and Voltage Specifications Timing Conditions ACKSTAT Status Flag ADCON0 Register GO/DONE Bit ADCON1 Register ADCON2 Register ADCON2 Register	321 320 321 321 187 213 216 213 213 213
Load Conditions for Device Timing Specifications Parameter Symbology Temperature and Voltage Specifications Timing Conditions ACKSTAT Status Flag ADCON0 Register GO/DONE Bit ADCON1 Register ADCON2 Register ADCON2 Register ADLW Addressable Universal Synchronous Asynchronous	321 320 321 321 187 213 216 213 213 265
Load Conditions for Device Timing Specifications Parameter Symbology Temperature and Voltage Specifications Timing Conditions ACKSTAT Status Flag ADCON0 Register GO/DONE Bit ADCON1 Register ADCON2 Register ADCON2 Register ADLW Addressable Universal Synchronous Asynchronous Receiver Transmitter (USART)	321 320 321 187 213 216 213 213 265 197
Load Conditions for Device Timing Specifications Parameter Symbology Temperature and Voltage Specifications Timing Conditions ACKSTAT Status Flag ADCON0 Register GO/DONE Bit ADCON1 Register ADCON2 Register ADCON2 Register ADCON2 Register ADCU2 Register ADCU2 Register ADDLW Addressable Universal Synchronous Asynchronous Receiver Transmitter (USART)	321 320 321 321 213 216 213 265 197 265
Load Conditions for Device Timing Specifications Parameter Symbology Temperature and Voltage Specifications Timing Conditions ACKSTAT Status Flag ADCON0 Register GO/DONE Bit ADCON1 Register ADCON2 Register ADCON2 Register ADCON2 Register ADDLW Addressable Universal Synchronous Asynchronous Receiver Transmitter (USART) ADDWF ADDWF	321 320 321 321 213 213 213 213 265 197 265 266
Load Conditions for Device Timing Specifications Parameter Symbology Temperature and Voltage Specifications Timing Conditions ACKSTAT Status Flag ADCON0 Register GO/DONE Bit ADCON1 Register ADCON2 Register ADCON2 Register ADCON2 Register ADCU2 Register ADCU2 Register ADDLW Addressable Universal Synchronous Asynchronous Receiver Transmitter (USART) ADDWF ADDWF ADRESH Register	321 320 321 321 213 216 213 265 265 266 13, 216
Load Conditions for Device Timing Specifications Parameter Symbology Temperature and Voltage Specifications Timing Conditions ACKSTAT Status Flag ADCON0 Register GO/DONE Bit ADCON1 Register ADCON2 Register ADCON2 Register ADCON2 Register ADDLW Addressable Universal Synchronous Asynchronous Receiver Transmitter (USART) ADDWF ADDWF ADRESH Register 2 ADRESL Register 2	321 320 321 321 213 216 213 265 265 266 13, 216
Load Conditions for Device Timing Specifications Parameter Symbology Temperature and Voltage Specifications Timing Conditions ACKSTAT Status Flag ADCON0 Register GO/DONE Bit ADCON1 Register ADCON2 Register ADCON2 Register ADCON2 Register ADCU2 Register ADCU2 Register ADDLW Addressable Universal Synchronous Asynchronous Receiver Transmitter (USART) ADDWF ADDWF ADRESH Register	321 320 321 321 213 216 213 265 265 266 13, 216
Load Conditions for Device Timing Specifications Parameter Symbology Temperature and Voltage Specifications Timing Conditions ACKSTAT Status Flag ADCON0 Register GO/DONE Bit ADCON1 Register ADCON2 Register ADCON2 Register ADCON2 Register ADDLW Addressable Universal Synchronous Asynchronous Receiver Transmitter (USART) ADDWF ADDWF ADRESH Register 2 ADRESL Register 2	321 320 321 321 213 216 213 265 265 266 13, 216 13, 216
Load Conditions for Device Timing Specifications Parameter Symbology Temperature and Voltage Specifications Timing Conditions ACKSTAT Status Flag ADCON0 Register GO/DONE Bit ADCON1 Register ADCON2 Register ADCON2 Register ADCON2 Register ADCON2 Register ADDLW Addressable Universal Synchronous Asynchronous Receiver Transmitter (USART) ADDWF ADDWF ADRESH Register ADRESL Register 2 Analog-to-Digital Converter. See A/D	321 320 321 321 213 216 213 215 265 266 13, 216 13, 216 266
Load Conditions for Device Timing Specifications Parameter Symbology Temperature and Voltage Specifications Timing Conditions ACKSTAT Status Flag ADCON0 Register GO/DONE Bit ADCON1 Register ADCON2 Register ADCON2 Register ADCON2 Register ADDLW Addressable Universal Synchronous Asynchronous Receiver Transmitter (USART) ADDWF ADDWF ADRESH Register ADRESL Register ADLW Analog-to-Digital Converter. See A/D ANDLW	321 320 321 321 213 216 213 215 265 266 13, 216 13, 216 266
Load Conditions for Device Timing Specifications Parameter Symbology Temperature and Voltage Specifications Timing Conditions ACKSTAT Status Flag ADCON0 Register GO/DONE Bit ADCON1 Register ADCON2 Register ADCON2 Register ADCON2 Register ADDLW Addressable Universal Synchronous Asynchronous Receiver Transmitter (USART) ADDWF ADDWF ADRESH Register ADRESH Register ADRESL Register ADLW ANDWF	321 320 321 321 213 213 213 213 265 266 13, 216 13, 216 13, 216 266 267
Load Conditions for Device Timing Specifications Parameter Symbology Temperature and Voltage Specifications Timing Conditions ACKSTAT Status Flag ADCON0 Register GO/DONE Bit ADCON1 Register ADCON2 Register ADCON2 Register ADDLW Addressable Universal Synchronous Asynchronous Receiver Transmitter (USART) ADDWF ADDWF ADDWFC ADRESH Register ADRESH Register ADRESL Register ADRESL Register ADLW ANDWF ANDLW ANDWF ANDLW ANDWF	321 320 321 321 213 213 213 213 265 266 13, 216 13, 216 13, 216 266 267
Load Conditions for Device Timing Specifications Parameter Symbology Temperature and Voltage Specifications Timing Conditions ACKSTAT Status Flag ADCON0 Register GO/DONE Bit ADCON1 Register ADCON2 Register ADCON2 Register ADDLW Addressable Universal Synchronous Asynchronous Receiver Transmitter (USART) ADDWF ADRESH Register ADRESH Register ADRESH Register ADRESH Register ADRESL R	321 320 321 321 187 213 213 213 213 265 265 13, 216 13, 216 13, 216 266 267 301
Load Conditions for Device Timing Specifications Parameter Symbology Temperature and Voltage Specifications Timing Conditions ACKSTAT Status Flag ADCON0 Register GO/DONE Bit ADCON1 Register ADCON2 Register ADCON2 Register ADDLW Addressable Universal Synchronous Asynchronous Receiver Transmitter (USART) ADDWF ADDWF ADDWFC ADRESH Register ADRESH Register ADRESL Register ADRESL Register ADLW ANDWF ANDLW ANDWF ANDLW ANDWF	321 320 321 321 187 213 213 213 213 265 265 13, 216 13, 216 13, 216 266 267 301
Load Conditions for Device Timing Specifications	321 320 321 321 213 213 216 213 213 265 266 13, 216 13, 216 13, 216 266 267 301 183 267
Load Conditions for Device Timing Specifications Parameter Symbology Temperature and Voltage Specifications Timing Conditions ACKSTAT Status Flag ADCON0 Register GO/DONE Bit ADCON1 Register ADCON2 Register ADCON2 Register ADDLW Addressable Universal Synchronous Asynchronous Receiver Transmitter (USART) ADDWF ADRESH Register ADRESH Register ADRESH Register ADRESL Register ADRESL Register ADLW ANDWF ANDLW ANDWF Assembler MPASM Assembler Baud Rate Generator	321 320 321 321 213 216 213 213 213 213 213 265 266 13, 216 13, 216 13, 216 266 267 301 183 267 268

Block Diagrams	
16-bit Byte Select Mode	75
16-bit Byte Write Mode	
16-bit Word Write Mode	74
A/D	216
Analog Input Model	217
Baud Rate Generator	183
Capture Mode Operation	151
Comparator Analog Input Model	
Comparator I/O Operating Modes (Diagram)	
Comparator Output	
Comparator Voltage Reference	
Compare Mode Operation	
Low Voltage Detect (LVD)	
Low Voltage Detect (LVD) with External Input	
MSSP (I <sup>2</sup> C Master Mode)	
MSSP (I <sup>2</sup> C Mode)	101
MSSP (PC Mode)	
· · · · · ·	
On-Chip Reset Circuit PIC18F6X20 Architecture	
PIC18F8X20 Architecture	
PORT/LAT/TRIS Operation	103
PORTA	
RA3:RA0 and RA5 Pins	
RA4/T0CKI Pin	
RA6 Pin (as I/O)	104
PORTB	
RB2:RB0 Pins	107
RB3 Pin	
RB7:RB4 Pins	
PORTC (Peripheral Output Override)	109
PORTD and PORTE	
Parallel Slave Port	128
PORTD in I/O Port Mode	111
PORTD in System Bus Mode	112
PORTE in I/O Mode	115
PORTE in System Bus Mode	115
PORTF	
RF1/AN6/C2OUT and	
RF2/AN5/C1OUT Pins	117
RF6/RF3 and RF0 Pins	118
RF7 Pin	118
PORTG (Peripheral Output Override)	
PORTH	
RH3:RH0 Pins in System Bus Mode	123
RH3:RH0 Pins in I/O Mode	
RH7:RH4 Pins in I/O Mode	
PORTJ	
RJ4:RJ0 Pins in System Bus Mode	126
RJ7:RJ6 Pins in System Bus Mode	
PORTJ in I/O Mode	
PWM Operation (Simplified)	
Reads from FLASH Program Memory	
Single Comparator	
Table Read Operation	
Table Write Operation Table Writes to FLASH Program Memory	
Timer0 in 16-bit Mode	
Timer0 in 8-bit Mode	132

Timer1	136
Timer1 (16-bit R/W Mode)	136
Timer2	
Timer3	144
Timer3 in 16-bit R/W Mode	144
Timer4	148
USART Receive	206
USART Transmit	204
Voltage Reference Output Buffer Example	231
Watchdog Timer	251
BN	268
BNC	269
BNN	269
BNOV	270
BNZ	270
BOR. See Brown-out Reset	
BOV	273
BRA	271
BRG. See Baud Rate Generator	
Brown-out Reset (BOR)	. 30, 239
BSF	271
BTFSC	272
BTFSS	272
BTG	273
BZ	274

# С

CALL	
Capture (CCP Module)	151
Associated Registers	153
CCP Pin Configuration	151
CCPR1H:CCPR1L Registers	151
Software Interrupt	
Timer1/Timer3 Mode Selection	151
Capture/Compare/PWM (CCP)	149
Capture Mode. See Capture	
CCP Mode and Timer Resources	150
CCPRxH Register	150
CCPRxL Register	150
Compare Mode. See Compare	
Interconnect Configurations	150
Module Configuration	150
PWM Mode. See PWM	
Capture/Compare/PWM Requirements	328
CLKO and I/O Timing Requirements	
Clocking Scheme/Instruction Cycle	
CLRF	
CLRWDT	
Code Examples	
16 x 16 Signed Multiply Routine	
16 x 16 Unsigned Multiply Routine	
8 x 8 Signed Multiply Routine	85
8 x 8 Unsigned Multiply Routine	85
Changing Between Capture Prescalers	151
Data EEPROM Read	81
Data EEPROM Refresh Routine	
Data EEPROM Write	81
Erasing a FLASH Program Memory Row	
Fast Register Stack	
How to Clear RAM (Bank 1) Using	
Indirect Addressing	
Implementing a Real-Time Clock Using a	
Timer1 Interrupt Service	139

Initializing PORTA	. 103
Initializing PORTB	. 106
Initializing PORTC	. 109
Initializing PORTD	
Initializing PORTE	. 114
Initializing PORTF	
Initializing PORTG	
Initializing PORTH	
Initializing PORTJ	
Loading the SSPBUF (SSPSR) Register	
Reading a FLASH Program Memory Word	
Saving STATUS, WREG and BSR Registers	
in RAM	. 102
Writing to FLASH Program Memory6	
Code Protection	
COMF	
Comparator	0
Analog Input Connection Considerations	227
Associated Registers	
Configuration	
Effects of RESET	
Interrupts	
Operation	
Operation During SLEEP	
Outputs	
Reference	
External Signal	
Internal Signal	
Response Time	
Comparator Module	
Comparator Specifications	
Comparator Voltage Reference	
Accuracy and Error	
Associated Registers	
Configuring	
Connection Considerations	
Effects of a RESET	
Operation During SLEEP	
Compare (CCP Module)	
Associated Registers	
CCP Pin Configuration	
CCPR1 Register	
Software Interrupt	
Special Event Trigger138, 145	
Timer1/Timer3 Mode Selection	. 152
Compare (CCP2 Module)	
Special Event Trigger	
Configuration Bits	
Context Saving During Interrupts	. 102
Control Registers	
EECON1 and EECON2	
TABLAT (Table Latch) Register	
TBLPTR (Table Pointer) Register	
Conversion Considerations	
CPFSEQ	. 276
CPFSGT	. 277
CPFSLT	. 277

## D

Data EEPROM Memory	
Associated Registers	83
EEADR Register	79
EEADRH Register	
EECON1 Register	
EECON2 Register	
Operation During Code Protect	
Protection Against Spurious Write	
Reading	
Using	
Write Verify	
Writing	
Data Memory	
General Purpose Registers	
Map for PIC18FX520 Devices	
Map for PIC18FX620/X720 Devices	
Special Function Registers	47
DAW	278
DC Characteristics	
PIC18FXX20 (Industrial and Extended),	
PIC18LFXX20 (Industrial)	315
Power-down and Supply Current	
Supply Voltage	
DCFSNZ	
DECF	
DECFSZ	
Development Support	
Device Differences	
Direct Addressing	
Direct Addressing	56
-	
E	
Electrical Characteristics	
Electrical Characteristics	
Electrical Characteristics Errata Example SPI Mode Requirements (Master Mode,	5
Electrical Characteristics Errata Example SPI Mode Requirements (Master Mode, CKE = 0)	5
Electrical Characteristics Errata Example SPI Mode Requirements (Master Mode, CKE = 0) Example SPI Mode Requirements (Master Mode,	5 330
Electrical Characteristics Errata Example SPI Mode Requirements (Master Mode, CKE = 0) Example SPI Mode Requirements (Master Mode, CKE = 1)	5 330
Electrical Characteristics Errata Example SPI Mode Requirements (Master Mode, CKE = 0) Example SPI Mode Requirements (Master Mode,	5 330
Electrical Characteristics Errata Example SPI Mode Requirements (Master Mode, CKE = 0) Example SPI Mode Requirements (Master Mode, CKE = 1)	5 330 331
Electrical Characteristics Errata Example SPI Mode Requirements (Master Mode, CKE = 0) Example SPI Mode Requirements (Master Mode, CKE = 1) Example SPI Mode Requirements (Slave Mode	5 330 331 332
Electrical Characteristics Errata Example SPI Mode Requirements (Master Mode, CKE = 0) Example SPI Mode Requirements (Master Mode, CKE = 1) Example SPI Mode Requirements (Slave Mode CKE = 0)	5 330 331 332 333
<ul> <li>Electrical Characteristics</li> <li>Errata</li> <li>Example SPI Mode Requirements (Master Mode, CKE = 0)</li> <li>Example SPI Mode Requirements (Master Mode, CKE = 1)</li> <li>Example SPI Mode Requirements (Slave Mode CKE = 0)</li> <li>Example SPI Slave Mode Requirements (CKE = 1)</li> <li>Example SPI Slave Mode Requirements (CKE = 1)</li> </ul>	5 330 331 332 333 71
<ul> <li>Electrical Characteristics</li> <li>Errata</li> <li>Example SPI Mode Requirements (Master Mode, CKE = 0)</li> <li>Example SPI Mode Requirements (Master Mode, CKE = 1)</li> <li>Example SPI Mode Requirements (Slave Mode CKE = 0)</li> <li>Example SPI Slave Mode Requirements (CKE = 1)</li> <li>Extended Microcontroller Mode</li> <li>External Clock Timing Requirements</li> </ul>	5 330 331 332 333 71 322
Electrical Characteristics Errata Example SPI Mode Requirements (Master Mode, CKE = 0) Example SPI Mode Requirements (Master Mode, CKE = 1) Example SPI Mode Requirements (Slave Mode CKE = 0) Example SPI Slave Mode Requirements (CKE = 1) Extended Microcontroller Mode External Clock Timing Requirements External Memory Interface	5 330 331 332 333 71 322 71
Electrical Characteristics Errata Example SPI Mode Requirements (Master Mode, CKE = 0) Example SPI Mode Requirements (Master Mode, CKE = 1) Example SPI Mode Requirements (Slave Mode CKE = 0) Example SPI Slave Mode Requirements (CKE = 1) Extended Microcontroller Mode External Clock Timing Requirements External Memory Interface 16-bit Byte Select Mode	5 330 331 332 333 71 322 71 75
Electrical Characteristics Errata Example SPI Mode Requirements (Master Mode, CKE = 0) Example SPI Mode Requirements (Master Mode, CKE = 1) Example SPI Mode Requirements (Slave Mode CKE = 0) Example SPI Slave Mode Requirements (CKE = 1) Extended Microcontroller Mode External Clock Timing Requirements External Memory Interface 16-bit Byte Select Mode 16-bit Byte Write Mode	5 330 331 332 333 71 322 71 75 73
Electrical Characteristics Errata Example SPI Mode Requirements (Master Mode, CKE = 0) Example SPI Mode Requirements (Master Mode, CKE = 1) Example SPI Mode Requirements (Slave Mode CKE = 0) Example SPI Slave Mode Requirements (CKE = 1) Extended Microcontroller Mode External Clock Timing Requirements External Memory Interface 16-bit Byte Select Mode 16-bit Byte Write Mode 16-bit Byte Write Mode	5 330 331 332 333 71 71 75 73 73
Electrical Characteristics Errata Example SPI Mode Requirements (Master Mode, CKE = 0) Example SPI Mode Requirements (Master Mode, CKE = 1) Example SPI Mode Requirements (Slave Mode CKE = 0) Example SPI Slave Mode Requirements (CKE = 1) Extended Microcontroller Mode External Clock Timing Requirements External Memory Interface 16-bit Byte Select Mode 16-bit Byte Write Mode 16-bit Mode 16-bit Mode Timing	
Electrical Characteristics Errata Example SPI Mode Requirements (Master Mode, CKE = 0) Example SPI Mode Requirements (Master Mode, CKE = 1) Example SPI Mode Requirements (Slave Mode CKE = 0) Example SPI Slave Mode Requirements (CKE = 1) Extended Microcontroller Mode External Clock Timing Requirements External Memory Interface 16-bit Byte Select Mode 16-bit Byte Write Mode 16-bit Mode 16-bit Mode Timing 16-bit Word Write Mode	
<ul> <li>Electrical Characteristics</li> <li>Errata</li> <li>Example SPI Mode Requirements (Master Mode, CKE = 0)</li> <li>Example SPI Mode Requirements (Master Mode, CKE = 1)</li> <li>Example SPI Mode Requirements (Slave Mode CKE = 0)</li> <li>Example SPI Slave Mode Requirements (CKE = 1)</li> <li>Extended Microcontroller Mode</li> <li>External Clock Timing Requirements</li> <li>External Memory Interface</li> <li>16-bit Byte Select Mode</li> <li>16-bit Mode</li> <li>16-bit Mode Timing</li> <li>16-bit Word Write Mode</li> <li>PIC18F8X20 External Bus - I/O Port Functions</li> </ul>	
<ul> <li>Electrical Characteristics</li> <li>Errata</li> <li>Example SPI Mode Requirements (Master Mode, CKE = 0)</li> <li>Example SPI Mode Requirements (Master Mode, CKE = 1)</li> <li>Example SPI Mode Requirements (Slave Mode CKE = 0)</li> <li>Example SPI Slave Mode Requirements (CKE = 1)</li> <li>Extended Microcontroller Mode</li> <li>External Clock Timing Requirements</li> <li>External Memory Interface</li> <li>16-bit Byte Select Mode</li> <li>16-bit Byte Write Mode</li> <li>16-bit Mode Timing</li> <li>16-bit Mode Timing</li> <li>16-bit Word Write Mode</li> <li>PIC18F8X20 External Bus - I/O Port Functions</li> <li>Program Memory Modes and External</li> </ul>	5 330 331 332 71 322 71 75 73 73 76 74 72
<ul> <li>Electrical Characteristics</li> <li>Errata</li> <li>Example SPI Mode Requirements (Master Mode, CKE = 0)</li> <li>Example SPI Mode Requirements (Master Mode, CKE = 1)</li> <li>Example SPI Mode Requirements (Slave Mode CKE = 0)</li> <li>Example SPI Slave Mode Requirements (CKE = 1)</li> <li>Extended Microcontroller Mode</li> <li>External Clock Timing Requirements</li> <li>External Memory Interface</li> <li>16-bit Byte Select Mode</li> <li>16-bit Mode</li> <li>16-bit Mode Timing</li> <li>16-bit Word Write Mode</li> <li>PIC18F8X20 External Bus - I/O Port Functions</li> </ul>	5 330 331 332 71 322 71 75 73 73 76 74 72
<ul> <li>Electrical Characteristics</li> <li>Errata</li> <li>Example SPI Mode Requirements (Master Mode, CKE = 0)</li> <li>Example SPI Mode Requirements (Master Mode, CKE = 1)</li> <li>Example SPI Mode Requirements (Slave Mode CKE = 0)</li> <li>Example SPI Slave Mode Requirements (CKE = 1)</li> <li>Extended Microcontroller Mode</li> <li>External Clock Timing Requirements</li> <li>External Memory Interface</li> <li>16-bit Byte Select Mode</li> <li>16-bit Byte Write Mode</li> <li>16-bit Mode Timing</li> <li>16-bit Mode Timing</li> <li>16-bit Word Write Mode</li> <li>PIC18F8X20 External Bus - I/O Port Functions</li> <li>Program Memory Modes and External</li> </ul>	5 330 331 332 71 322 71 75 73 73 76 74 72
Electrical Characteristics Errata Example SPI Mode Requirements (Master Mode, CKE = 0) Example SPI Mode Requirements (Master Mode, CKE = 1) Example SPI Mode Requirements (Slave Mode CKE = 0) Example SPI Slave Mode Requirements (CKE = 1) Extended Microcontroller Mode External Clock Timing Requirements External Memory Interface 16-bit Byte Select Mode 16-bit Byte Write Mode 16-bit Mode 16-bit Mode Timing 16-bit Word Write Mode PIC18F8X20 External Bus - I/O Port Functions Program Memory Modes and External Memory Interface F	
<ul> <li>Electrical Characteristics</li> <li>Errata</li> <li>Example SPI Mode Requirements (Master Mode, CKE = 0)</li> <li>Example SPI Mode Requirements (Master Mode, CKE = 1)</li> <li>Example SPI Mode Requirements (Slave Mode CKE = 0)</li> <li>Example SPI Slave Mode Requirements (CKE = 1)</li> <li>Extended Microcontroller Mode</li> <li>External Clock Timing Requirements</li> <li>External Clock Timing Requirements</li> <li>External Memory Interface</li> <li>16-bit Byte Select Mode</li> <li>16-bit Mode Timing</li> <li>16-bit Word Write Mode</li> <li>PIC18F8X20 External Bus - I/O Port Functions</li> <li>Program Memory Modes and External</li> <li>Memory Interface</li> </ul>	5 330 331 332 71 322 71 75 73 73 76 74 72 71 71
<ul> <li>Electrical Characteristics</li> <li>Errata</li> <li>Example SPI Mode Requirements (Master Mode, CKE = 0)</li> <li>Example SPI Mode Requirements (Master Mode, CKE = 1)</li> <li>Example SPI Mode Requirements (Slave Mode CKE = 0)</li> <li>Example SPI Slave Mode Requirements (CKE = 1)</li> <li>Extended Microcontroller Mode</li> <li>External Clock Timing Requirements</li> <li>External Memory Interface</li> <li>16-bit Byte Select Mode</li> <li>16-bit Mode Timing</li> <li>16-bit Word Write Mode</li> <li>PIC18F8X20 External Bus - I/O Port Functions</li> <li>Program Memory Modes and External</li> <li>Memory Interface</li> </ul>	
<ul> <li>Electrical Characteristics</li> <li>Errata</li> <li>Example SPI Mode Requirements (Master Mode, CKE = 0)</li> <li>Example SPI Mode Requirements (Master Mode, CKE = 1)</li> <li>Example SPI Mode Requirements (Slave Mode CKE = 0)</li> <li>Example SPI Slave Mode Requirements (CKE = 1)</li> <li>Extended Microcontroller Mode</li> <li>External Clock Timing Requirements</li> <li>External Memory Interface</li> <li>16-bit Byte Select Mode</li> <li>16-bit Mode Timing</li> <li>16-bit Mode Timing</li> <li>16-bit Word Write Mode</li> <li>PIC18F8X20 External Bus - I/O Port Functions</li> <li>Program Memory Modes and External</li> <li>Memory Interface</li> </ul>	
<ul> <li>Electrical Characteristics</li> <li>Errata</li> <li>Example SPI Mode Requirements (Master Mode, CKE = 0)</li> <li>Example SPI Mode Requirements (Master Mode, CKE = 1)</li> <li>Example SPI Mode Requirements (Slave Mode CKE = 0)</li> <li>Example SPI Slave Mode Requirements (CKE = 1)</li> <li>Extended Microcontroller Mode</li> <li>External Clock Timing Requirements</li> <li>External Memory Interface</li> <li>16-bit Byte Select Mode</li> <li>16-bit Mode Timing</li> <li>16-bit Mode Timing</li> <li>16-bit Word Write Mode</li> <li>PIC18F8X20 External Bus - I/O Port Functions</li> <li>Program Memory Modes and External</li> <li>Memory Interface</li> </ul>	
<ul> <li>Electrical Characteristics</li> <li>Errata</li> <li>Example SPI Mode Requirements (Master Mode, CKE = 0)</li> <li>Example SPI Mode Requirements (Master Mode, CKE = 1)</li> <li>Example SPI Mode Requirements (Slave Mode CKE = 0)</li> <li>Example SPI Slave Mode Requirements (CKE = 1)</li> <li>Extended Microcontroller Mode</li> <li>External Clock Timing Requirements</li> <li>External Memory Interface</li> <li>16-bit Byte Select Mode</li> <li>16-bit Mode Timing</li> <li>16-bit Mode Timing</li> <li>16-bit Word Write Mode</li> <li>PIC18F8X20 External Bus - I/O Port Functions</li> <li>Program Memory Modes and External</li> <li>Memory Interface</li> </ul>	
<ul> <li>Electrical Characteristics</li> <li>Errata</li> <li>Example SPI Mode Requirements (Master Mode, CKE = 0)</li> <li>Example SPI Mode Requirements (Master Mode, CKE = 1)</li> <li>Example SPI Mode Requirements (Slave Mode CKE = 0)</li> <li>Example SPI Slave Mode Requirements (CKE = 1)</li> <li>Extended Microcontroller Mode</li> <li>External Clock Timing Requirements</li> <li>External Memory Interface</li> <li>16-bit Byte Select Mode</li> <li>16-bit Mode Timing</li> <li>16-bit Mode Timing</li> <li>16-bit Word Write Mode</li> <li>PIC18F8X20 External Bus - I/O Port Functions</li> <li>Program Memory Modes and External</li> <li>Memory Interface</li> </ul>	

Table Pointer
Boundaries Based on Operation
Table Pointer Boundaries
Table Reads and Table Writes61
Write Sequence 68
Writing To67
Protection Against Spurious Writes
Unexpected Termination
Write Verify 70
G
General Call Address Support 180
GOTO
Н
Hardware Multiplier 85
Introduction85
Operation
Performance Comparison 85
HS/PLL
1
- I/O Ports
I <sup>2</sup> C Bus Data Requirements (Slave Mode)
I <sup>2</sup> C Bus START/STOP Bits Requirements
(Slave Mode)
I <sup>2</sup> C Mode
General Call Address Support
Master Mode
Operation
Master Mode Transmit Sequence 182
Read/Write Bit Information (R/W Bit)170, 171
Serial Clock (RC3/SCK/SCL) 171
ID Locations
INCF
INCFSZ
In-Circuit Debugger
Resources (Table)
Indirect Addressing
INDF and FSR Registers
Operation
Indirect Addressing Operation
Indirect File Operand
INFSNZ
Instruction Cycle 44
Instruction Flow/Pipelining 45
Instruction Format
Instruction Set
ADDLW
ADDWF
ADDWFC
ANDLW
BC
BCF
BCF
BCF
BCF
BCF         268           BN         268           BNC         269           BNN         269
BCF         268           BN         268           BNC         269           BNN         269           BNOV         270

Reading ......65

-	BSF	
	BTFSC	
	BTFSS	
	BTG	
	BZ	
	DCFSNZ	
	NCF NCFSZ	
	INGF3Z	
	IORLW	
-		
	LFSR	
	MOVLB	
	MOVLW	
	MUVWF	
	MULWF NEGF	
	NEGF	
	PUSH	
	RCALL	
	RESET	
	RETFIE	
-	RETLW	
	RETURN	
	RLCF	
	RLNCF	
	RRCF	
	RRNCF	
	SETF	
	SLEEP	
	SUBFWB	
	SUBLW	
	SUBWF	
	SUBWFB	
	SWAPF	
	TBLRD	
	TBLWT	
	TSTFSZ	
	XORLW	
	XORWF	
	Summary Table	
	nterrupt (RB0/INT). See Interrupt Sources	
INTC	ON Registers	89
Inter-	Integrated Circuit. See I <sup>2</sup> C	
Interr	upt Sources	239
	A/D Conversion Complete	
	Capture Complete (CCP)	
	Compare Complete (CCP)	
	· · ·	

INT0	102
Interrupt-on-Change (RB7:RB4)	106
PORTB, Interrupt-on-Change	102
RB0/INT Pin, External	
TMR0	
TMR0 Overflow	
TMR1 Overflow	
TMR2 to PR2 Match	,
TMR2 to PR2 Match (PWM)	
TMR3 Overflow	
TMR4 to PR4 Match	,
TMR4 to PR4 Match (PWM)	
Interrupts	
Control Registers	
5	
Enable Registers	
Flag Registers	
Logic	
Priority Registers	
RESET Control Registers	
IORLW	
IORWF	
IPR Registers	

## Κ

7
7
7
7

# L

LFSR	283
Low Voltage Detect	233
Characteristics	318
Converter Characteristics	318
Effects of a RESET	237
Operation	236
Current Consumption	237
During SLEEP	237
Reference Voltage Set Point	237
Typical Application	233
Low Voltage ICSP Programming	257
LVD. See Low Voltage Detect.	233

## Μ

Master SSP (MSSP) Module	
Overview	157
Master SSP I <sup>2</sup> C Bus Data Requirements	337
Master SSP I <sup>2</sup> C Bus START/STOP Bits	
Requirements	336
Master Synchronous Serial Port (MSSP). See MSSP.	
Master Synchronous Serial Port. See MSSP	
Memory Organization	
Data Memory	47
Memory Programming Requirements	
Microcontroller Mode	71
Microprocessor Mode	71
Microprocessor with Boot Block Mode	71
Migration from High-End to Enhanced Devices	349
Migration from Mid-Range to Enhanced Devices	348
MOVF	
MOVFF	
MOVLB	284

MOVLW
MPLAB C17 and MPLAB C18 C Compilers
MPLAB ICD In-Circuit Debugger
MPLAB ICE High Performance Universal In-Circuit
Emulator with MPLAB IDE
MPLAB Integrated Development
Environment Software
MPLINK Object Linker/MPLIB Object Librarian
MSSP
Clock Stretching
10-bit Slave Receive Mode (SEN = 1)
10-bit Slave Transmit Mode
7-bit Slave Receive Mode (SEN = 1)
7-bit Slave Transmit Mode
Clock Synchronization and the CKP bit
(SEN = 1)177
Control Registers (general) 157
Enabling SPI I/O161
I <sup>2</sup> C Mode
Acknowledge Sequence Timing 190
Baud Rate Generator
Bus Collision During a Repeated START
Condition
Bus Collision During a START Condition 192 Bus Collision During a STOP Condition
Clock Arbitration
Effect of a RESET 191
I <sup>2</sup> C Clock Rate w/BRG
Master Mode
Reception
Repeated START Timing
Master Mode START Condition
Master Mode Transmission 187
Multi-Master Communication, Bus Collision
and Arbitration191
Multi-Master Mode 191
Registers
SLEEP Operation
STOP Condition Timing
Module Operation
Operation
Slave Mode
Addressing170
Reception
Transmission 171
SPI
Master Mode162
SPI Clock
SPI Master Mode
SPI Mode157 SPI Mode. See SPI
SPI Slave Mode
Select Synchronization
SSPBUF Register
SSPSR Register
Typical Connection161
MSSP Module
SPI Master./Slave Connection
MULLW
MULWF

## Ν

IN	
NEGF	7
NOP	
_	
0	
OPCODE Field Descriptions	C
OPTION_REG Register	
PSA Bit	3
T0CS Bit	3
T0PS2:T0PS0 Bits 133	
T0SE Bit	
Oscillator Configuration2	1
EC	1
ECIO	1
HS	1
HS + PLL	1
LP	1
RC	1
RCIO	1
XT	1
Oscillator Selection	9
Oscillator Switching Feature24	4
Oscillator Transitions	6
System Clock Switch Bit 28	5
Oscillator, Timer1135, 137, 148	5
Oscillator, Timer3 143	3
Oscillator, WDT 250	C

## Ρ

Packaging	343
Details	344
Marking	343
Parallel Slave Port (PSP)	111, 128
Associated Registers	130
RE0/RD/AN5 Pin	128
RE1/WR/AN6 Pin	128
RE2/CS/AN7 Pin	128
Read Waveforms	130
Select (PSPMODE Bit)	111, 128
Write Waveforms	
Parallel Slave Port Requirements (PIC18F8X20)	329
PICDEM 1 Low Cost PICmicro	
Demonstration Board	
PICDEM 17 Demonstration Board	304
PICDEM 2 Low Cost PIC16CXX	
Demonstration Board	304
PICSTART Plus Entry Level Development	
Programmer	
PIE Registers	95
Pin Functions	
AVDD	20
<u>AVss</u>	
MCLR/VPP	11
OSC1/CLKI	
OSC2/CLKO/RA6	
RA0/AN0	
RA1/AN1	
RA2/AN2/VREF	
RA3/AN3/VREF+	
RA4/T0CKI	
RA5/AN4/LVDIN	
RA6	
RB0/INT0	13

	13
RB2/INT2	
RB3/INT3/CCP2	13
RB4/KBI0	13
RB5/KBI1/PGM	
RB6/KBI2/PGC	13
RB7/KBI3/PGD	13
RC0/T10SO/T13CKI	14
RC1/T1OSI/CCP2	
RC2/CCP1	14
RC3/SCK/SCL	14
RC4/SDI/SDA	
RC5/SDO	14
RC6/TX1/CK1	14
RC7/RX1/DT1	14
RD0/PSP0/AD0	15
RD1/PSP1/AD1	15
RD2/PSP2/AD2	15
RD3/PSP3/AD3	15
RD4/PSP4/AD4	15
RD5/PSP5/AD5	15
RD6/PSP6/AD6	15
RD7/PSP7/AD7	15
RE0/RD/AD8	
RE1/WR/AD9	
RE2/CS/AD10	16
RE3/AD11	
RE4/AD12	16
RE5/AD13	16
RE6/AD14	
RE7/CCP2/AD15	
RF0/AN5	17
RF1/AN6/C2OUT	
RF2/AN7/C1OUT	
	47
RF3/AN8	17
RF3/AN8 RF4/AN9	
	17
RF4/AN9 RF5/AN10/CVREF	17 17
RF4/AN9	17 17 17
RF4/AN9 RF5/AN10/CVREF RF6/ <u>AN</u> 11	17 17 17 17
RF4/AN9           RF5/AN10/CVREF           RF6/AN11           RF7/SS           RG0/CCP3	17 17 17 17 18
RF4/AN9 RF5/AN10/CVREF RF6/AN11 RF7/SS RG0/CCP3 RG1/TX2/CK2	17 17 17 17 18 18
RF4/AN9           RF5/AN10/CVREF           RF6/AN11           RF7/SS           RG0/CCP3	17 17 17 17 18 18 18
RF4/AN9         RF5/AN10/CVREF         RF6/AN11         RF7/SS         RG0/CCP3         RG1/TX2/CK2         RG2/RX2/DT2         RG3/CCP4	17 17 17 18 18 18 18
RF4/AN9 RF5/AN10/CVREF RF6/ <u>AN11</u> RF7/SS RG0/CCP3 RG1/TX2/CK2 RG2/RX2/DT2	17 17 17 18 18 18 18 18
RF4/AN9         RF5/AN10/CVREF         RF6/AN11         RF7/SS         RG0/CCP3         RG1/TX2/CK2         RG2/RX2/DT2         RG3/CCP4         RG4/CCP5	17 17 17 18 18 18 18 18
RF4/AN9         RF5/AN10/CVREF         RF6/AN11         RF7/SS         RG0/CCP3         RG1/TX2/CK2         RG2/RX2/DT2         RG3/CCP4         RG4/CCP5         RH0/A16         RH1/A17	17 17 17 18 18 18 18 19 19
RF4/AN9         RF5/AN10/CVREF         RF6/AN11         RF7/SS         RG0/CCP3         RG1/TX2/CK2         RG2/RX2/DT2         RG3/CCP4         RG4/CCP5         RH0/A16         RH1/A17         RH2/A18	17 17 17 18 18 18 18 18 19 19 19
RF4/AN9         RF5/AN10/CVREF         RF6/AN11         RF7/SS         RG0/CCP3         RG1/TX2/CK2         RG2/RX2/DT2         RG3/CCP4         RG4/CCP5         RH0/A16         RH1/A17         RH2/A18         RH3/A19	17 17 17 17 18 18 18 18 19 19 19 19
RF4/AN9         RF5/AN10/CVREF         RF6/AN11         RF7/SS         RG0/CCP3         RG1/TX2/CK2         RG2/RX2/DT2         RG3/CCP4         RG4/CCP5         RH0/A16         RH1/A17         RH2/A18         RH3/A19         RH4/AN12	17 17 17 18 18 18 18 18 19 19 19 19
RF4/AN9         RF5/AN10/CVREF         RF6/AN11         RF7/SS         RG0/CCP3         RG1/TX2/CK2         RG2/RX2/DT2         RG3/CCP4         RG4/CCP5         RH0/A16         RH1/A17         RH2/A18         RH3/A19         RH4/AN12         RH5/AN13	17 17 17 17 18 18 18 18 18 19 19 19 19
RF4/AN9         RF5/AN10/CVREF         RF6/AN11         RF7/SS         RG0/CCP3         RG1/TX2/CK2         RG2/RX2/DT2         RG3/CCP4         RG4/CCP5         RH0/A16         RH1/A17         RH2/A18         RH3/A19         RH4/AN12	17 17 17 18 18 18 18 18 18 19 19 19 19 19
RF4/AN9         RF5/AN10/CVREF         RF6/AN11         RF7/SS         RG0/CCP3         RG1/TX2/CK2         RG2/RX2/DT2         RG3/CCP4         RG4/CCP5         RH0/A16         RH1/A17         RH2/A18         RH3/A19         RH4/AN12         RH5/AN13         RH6/AN14         RH7/AN15	17 17 17 17 18 18 18 18 18 18 19 19 19 19 19 19 19
RF4/AN9         RF5/AN10/CVREF         RF6/AN11         RF7/SS         RG0/CCP3         RG1/TX2/CK2         RG2/RX2/DT2         RG3/CCP4         RG4/CCP5         RH0/A16         RH1/A17         RH2/A18         RH3/A19         RH4/AN12         RH5/AN13         RH6/AN14         RH7/AN15         RJ0/ALE	17 17 17 18 18 18 18 18 18 19 19 19 19 19 19 19 19 20
RF4/AN9         RF5/AN10/CVREF         RF6/AN11         RF7/SS         RG0/CCP3         RG1/TX2/CK2         RG2/RX2/DT2         RG3/CCP4         RG4/CCP5         RH0/A16         RH1/A17         RH2/A18         RH3/A19         RH4/AN12         RH5/AN13         RH6/AN14         RH7/AN15         RJ0/ALE         RJ1/QE	17 17 17 17 18 18 18 18 18 18 19 19 19 19 19 19 19 20
RF4/AN9         RF5/AN10/CVREF         RF6/AN11         RF7/SS         RG0/CCP3         RG1/TX2/CK2         RG2/RX2/DT2         RG3/CCP4         RG4/CCP5         RH0/A16         RH1/A17         RH2/A18         RH3/A19         RH4/AN12         RH5/AN13         RH6/AN14         RH7/AN15         RJ0/ALE         RJ1/DE         RJ2/WRL	17 17 17 17 18 18 18 18 18 18 19 19 19 19 19 19 19 19 19 20 20
RF4/AN9         RF5/AN10/CVREF         RF6/AN11         RF7/SS         RG0/CCP3         RG1/TX2/CK2         RG2/RX2/DT2         RG3/CCP4         RG4/CCP5         RH0/A16         RH1/A17         RH2/A18         RH3/A19         RH4/AN12         RH5/AN13         RH6/AN14         RH7/AN15         RJ0/ALE         RJ1/QE	17 17 17 17 18 18 18 18 18 18 18 19 19 19 19 19 19 19 20 20
RF4/AN9         RF5/AN10/CVREF         RF6/AN11         RF7/SS         RG0/CCP3         RG1/TX2/CK2         RG2/RX2/DT2         RG3/CCP4         RG4/CCP5         RH0/A16         RH1/A17         RH2/A18         RH3/A19         RH4/AN12         RH5/AN13         RH6/AN14         RH7/AN15         RJ0/ALE         RJ1/OE         RJ2/WRL         RJ3/WRH	17 17 17 18 18 18 18 18 18 18 18 19 19 19 19 19 20 20 20
RF4/AN9         RF5/AN10/CVREF         RF6/AN11         RF7/SS         RG0/CCP3         RG1/TX2/CK2         RG2/RX2/DT2         RG3/CCP4         RG4/CCP5         RH0/A16         RH1/A17         RH2/A18         RH3/A19         RH4/AN12         RH5/AN13         RH6/AN14         RH7/AN15         RJ1/QE         RJ2/WRL         RJ3/WRH         RJ3/WRH         RJ4/BA0         RJ5/CE	17 17 17 18 18 18 18 18 18 18 18 19 19 19 19 19 20 20 20 20
RF4/AN9         RF5/AN10/CVREF         RF6/AN11         RF7/SS         RG0/CCP3         RG1/TX2/CK2         RG2/RX2/DT2         RG3/CCP4         RG4/CCP5         RH0/A16         RH1/A17         RH2/A18         RH3/A19         RH4/AN12         RH5/AN13         RH6/AN14         RH7/AN15         RJ0/ALE         RJ3/WRH         RJ3/WRH         RJ4/BA0         RJ5/CE	17 17 17 18 18 18 18 18 18 18 18 19 19 19 19 19 19 20 20 20 20
RF4/AN9         RF5/AN10/CVREF         RF6/AN11         RF7/SS         RG0/CCP3         RG1/TX2/CK2         RG2/RX2/DT2         RG3/CCP4         RG4/CCP5         RH0/A16         RH1/A17         RH2/A18         RH3/A19         RH4/AN12         RH5/AN13         RH6/AN14         RH7/AN15         RJ1/QE         RJ2/WRL         RJ3/WRH         RJ3/WRH         RJ4/BA0         RJ5/CE	17 17 17 17 18 18 18 18 18 18 18 18 18 18 19 19 19 19 19 19 20 20 20 20
RF4/AN9         RF5/AN10/CVREF         RF6/AN11         RF7/SS         RG0/CCP3         RG1/TX2/CK2         RG2/RX2/DT2         RG3/CCP4         RG4/CCP5         RH0/A16         RH1/A17         RH2/A18         RH3/A19         RH4/AN12         RH5/AN13         RH6/AN14         RH7/AN15         RJ1/OE         RJ1/OE         RJ3/WRH         RJ3/WRH         RJ4/BA0         RJ5/CE         RJ6/LB         RJ7/UB	17 17 17 17 18 18 18 18 18 18 18 18 18 19 19 19 19 19 19 20 20 20 20 20

PIR Registers PLL Clock Timing Specifications	
PLL Lock Time-out	
Pointer, FSR	57
POR. See Power-on Reset	
PORTA	
Associated Registers	105
Functions	
LATA Register	
PORTA Register	
TRISA Register	
PORTB	
Associated Registers	108
Functions	
LATB Register	106
PORTB Register	106
RB0/INT Pin, External	
TRISB Register	
PORTC	
Associated Registers	110
-	
Functions	
LATC Register	
PORTC Register	
RC3/SCK/SCL Pin	171
TRISC Register	
PORTD	
Associated Registers	
Functions	
LATD Register	
Parallel Slave Port (PSP) Function	
PORTD Register	
TRISD Register	
TRISD Register PORTE	111
TRISD Register PORTE	111
TRISD Register	111 128
TRISD Register PORTE Analog Port Pins Associated Registers	111 128 116
TRISD Register PORTE Analog Port Pins Associated Registers Functions	111 128 116 116
TRISD Register PORTE Analog Port Pins Associated Registers Functions LATE Register	
TRISD Register PORTE Analog Port Pins Associated Registers Functions LATE Register PORTE Register	
TRISD Register PORTE Analog Port Pins Associated Registers Functions LATE Register PORTE Register PSP Mode Select (PSPMODE Bit)	
TRISD Register PORTE Analog Port Pins Associated Registers Functions LATE Register PORTE Register PSP Mode Select (PSPMODE Bit) RE0/RD/AN5 Pin	
TRISD Register PORTE Analog Port Pins Associated Registers Functions LATE Register PORTE Register PSP Mode Select (PSPMODE Bit) RE0/RD/AN5 Pin RE1/WR/AN6 Pin	
TRISD Register PORTE Analog Port Pins Associated Registers Functions LATE Register PORTE Register PSP Mode Select (PSPMODE Bit) RE0/RD/AN5 Pin RE1/WR/AN6 Pin RE2/CS/AN7 Pin	
TRISD Register PORTE Analog Port Pins Associated Registers Functions LATE Register PORTE Register PSP Mode Select (PSPMODE Bit) RE0/RD/AN5 Pin RE1/WR/AN6 Pin RE2/CS/AN7 Pin TRISE Register	
TRISD Register PORTE Analog Port Pins Associated Registers Functions LATE Register PORTE Register PSP Mode Select (PSPMODE Bit) RE0/RD/AN5 Pin RE1/WR/AN6 Pin RE2/CS/AN7 Pin TRISE Register PORTF	
TRISD Register PORTE Analog Port Pins Associated Registers Functions LATE Register PORTE Register PSP Mode Select (PSPMODE Bit) RE0/RD/AN5 Pin RE1/WR/AN6 Pin RE2/CS/AN7 Pin TRISE Register	
TRISD Register PORTE Analog Port Pins Associated Registers Functions LATE Register PORTE Register PSP Mode Select (PSPMODE Bit) RE0/RD/AN5 Pin RE1/WR/AN6 Pin RE2/CS/AN7 Pin TRISE Register PORTF	
TRISD Register PORTE Analog Port Pins Associated Registers Functions LATE Register PORTE Register PSP Mode Select (PSPMODE Bit) RE0/RD/AN5 Pin RE1/WR/AN6 Pin RE1/WR/AN6 Pin RE2/CS/AN7 Pin TRISE Register PORTF Associated Registers Functions	
TRISD Register PORTE Analog Port Pins Associated Registers Functions LATE Register PORTE Register PSP Mode Select (PSPMODE Bit) RE0/RD/AN5 Pin RE1/WR/AN6 Pin RE2/CS/AN7 Pin TRISE Register PORTF Associated Registers Functions LATF Register	
TRISD Register	
TRISD Register PORTE Analog Port Pins Associated Registers Functions LATE Register PORTE Register PSP Mode Select (PSPMODE Bit) RE0/RD/AN5 Pin RE1/WR/AN6 Pin RE1/WR/AN6 Pin RE2/CS/AN7 Pin TRISE Register PORTF Associated Registers Functions LATF Register PORTF Register PORTF Register	
TRISD Register PORTE Analog Port Pins Associated Registers Functions LATE Register	111         128         116         116         116         114         114         114         114         114         114         114         114         114         114         114         114         128         128         128         128         128         128         114         119         119         117         117         117
TRISD Register PORTE Analog Port Pins Associated Registers Functions LATE Register	111         128         116         116         116         114         114         114         114         114         114         114         114         114         114         114         111         128         128         128         128         114         119         119         119         117         117         117         117         117         117         117
TRISD Register	111         128         116         116         116         114         114         114         114         114         114         114         114         114         114         114         114         111         128         128         128         128         114         119         119         119         1117         117         117         117         117         117         117         117         117         117         117         117         121         121
TRISD Register	111         128         116         116         116         114         114         114         114         114         114         114         114         114         114         114         114         111         128         128         128         128         114         119         119         119         1117         117         117         117         117         117         117         121         121         120
TRISD Register	111         128         116         116         116         114         114         114         114         114         114         114         114         114         114         114         111         128         128         128         128         114         119         119         119         117         117         117         117         117         117         117         121         121         120         120
TRISD Register	111         128         116         116         116         114         114         114         114         114         114         114         114         114         114         114         111         128         128         128         128         114         119         119         119         117         117         117         117         117         117         117         121         121         120         120
TRISD Register	111         128         116         116         116         114         114         114         114         114         114         114         114         114         114         111, 128         128         128         128         128         119         117         117         117         117         117         117         117         117         117         117         117         120         120         120         120         120, 197
TRISD Register	111         128         116         116         116         114         114         114         114         114         114         114         114         114         114         111, 128         128         128         128         128         119         117         117         117         117         117         117         117         117         117         117         117         120         120         120         120         120, 197
TRISD Register	111         128         116         116         116         114         114         114         114         114         114         114         114         114         114         111, 128         128         128         128         128         114         119         117         117         117         117         117         117         117         117         117         117         117         120         120         120         120         120         120         124
TRISD Register	111         128         116         116         116         114         114         114         114         114         114         114         114         114         114         111, 128         128         128         128         128         128         128         121         117         117         117         117         117         117         117         117         117         117         117         121         121         121         120         120         120         120         121         122         124         124
TRISD Register	111         128         116         116         116         114         114         114         114         114         114         114         114         114         114         111         128         128         128         128         128         128         121         117         117         117         117         117         117         117         117         117         121         121         120         120         120         120         120         124         124         122
TRISD Register	111         128         116         116         116         114         114         114         114         114         114         114         114         114         114         111         128         128         128         128         128         128         121         117         117         117         117         117         117         117         117         121         121         120         120         120         120         120         121         122         122

PORTJ
Associated Registers127
Functions
LATJ Register125
PORTJ Register125
TRISJ Register 125
Postscaler, WDT
Assignment (PSA Bit) 133
Rate Select (T0PS2:T0PS0 Bits) 133
Switching Between Timer0 and WDT133
Power-down Mode. See SLEEP
Power-on Reset (POR)
Oscillator Start-up Timer (OST) 30, 239
Power-up Timer (PWRT)
Time-out Sequence
Prescaler, Capture151
Prescaler, Timer0 133
Assignment (PSA Bit) 133
Rate Select (T0PS2:T0PS0 Bits)133
Switching Between Timer0 and WDT133
Prescaler, Timer2 154
PRO MATE II Universal Device Programmer
Product Identification System
Program Counter
PCL, PCLATH and PCLATU Registers
Program Memory
Access for PIC18F8X20 Program
Memory Modes 40
Instructions45
Interrupt Vector
Map and Stack for PIC18FXX2040
Maps for PIC18F8X20 Program
Memory Modes41
PIC18F8X20 Modes
RESET Vector
Program Memory Write Timing Requirements
Program Verification and Code Protection253
Associated Registers253
Configuration Register Protection257
Data EEPROM Code Protection257
Memory Code Protection255
Programming, Device Instructions259
PSP.See Parallel Slave Port.
Pulse Width Modulation. See PWM (CCP Module).
PUSH
PWM (CCP Module)154
Associated Registers 155
CCPR1H:CCPR1L Registers 154
Duty Cycle154
Example Frequencies/Resolutions155
Period154
Setup for PWM Operation155
TMR2 to PR2 Match 141, 154
TMR4 to PR4 Match 147
0
-
Q Clock

## R

RAM. See Data Memory
RC Oscillator
RCALL
RCON Registers 101
RCSTA Register
SPEN Bit 197
Register File
Registers
ADCON0 (A/D Control 0)
ADCON1 (A/D Control 1)
ADCON2 (A/D Control 2) 215
CCPxCON (Capture/Compare/
PWM Control) 149
CMCON (Comparator Control) 223
CONFIG1H (Configuration 1 High) 241
CONFIG2H (Configuration 2 High) 242
CONFIG2L (Configuration 2 Low) 241
CONFIG3H (Configuration 3 High) 243
CONFIG3L (Configuration 3 Low)
CONFIG3L (Configuration Byte)
CONFIG4L (Configuration 4 Low)
CONFIG5H (Configuration 5 High)
CONFIG5L (Configuration 5 Low) 244
CONFIG6H (Configuration 6 High) 247
CONFIG6L (Configuration 6 Low) 246
CONFIG7H (Configuration 7 High) 249
CONFIG7L (Configuration 7 Low) 248
CVRCON (Comparator Voltage
Reference Control)
Device ID 1
Device ID 2
EECON1 (Data EEPROM Control 1)63, 80
, , , , , , , , , , , , , , , , , , , ,
INTCON (Interrupt Control)
INTCON2 (Interrupt Control 2)
INTCON3 (Interrupt Control 3)
IPR1 (Peripheral Interrupt Priority 1)
IPR2 (Peripheral Interrupt Priority 2)
IPR3 (Peripheral Interrupt Priority 3)
LVDCON (LVD Control)
MEMCON (Memory Control)71
OSCCON
PIE1 (Peripheral Interrupt Enable 1)
PIE2 (Peripheral Interrupt Enable 2)
PIE3 (Peripheral Interrupt Enable 3)
PIR1 (Peripheral Interrupt Request 1)
PIR2 (Peripheral Interrupt Request 2)
PIR3 (Peripheral Interrupt Request 3)
PSPCON (Parallel Slave Port Control) 129
RCON
RCON (Reset Control)60, 101
RCSTAx (Receive Status and Control) 199
SSPCON1 (MSSP Control 1) - I <sup>2</sup> C Mode 168
SSPCON1 (MSSP Control 1) - SPI Mode 159
SSPCON2 (MSSP Control 2) - I <sup>2</sup> C Mode 169
SSPSTAT (MSSP Status) - I <sup>2</sup> C Mode
SSPSTAT (MSSP Status) - SPI Mode
STATUS
STKPTR (Stack Pointer) 43
STRPTR (Stack Pointer)
Summary

T0CON (Timer0 Control)	131
T1CON (Timer 1 Control)	135
T2CON (Timer 2 Control)	141
T3CON (Timer3 Control)	
T4CON (Timer4 Control)	
TXSTAx (Transmit Status and Control)	
WDTCON (Watchdog Timer Control)	
RESET	9, 289
MCLR Reset	29
MCLR Reset during SLEEP	29
Power-on Reset (POR)	
Programmable Brown-out Reset (PBOR)	29
RESET Instruction	
Stack Full Reset	29
Stack Underflow Reset	29
Watchdog Timer (WDT) Reset	29
RESET, Watchdog Timer, Oscillator Start-up Timer,	
Power-up Timer and Brown-out Reset	
Requirements	326
RETFIE	290
RETLW	290
RETURN	291
Return Address Stack	
and Associated Registers	43
Revision History	347
RLCF	291
RLNCF	292
RRCF	292
RRNCF	293

## S

SCI. See USART	
SCK	
SDI	
SDO	
Serial Clock, SCK	
Serial Communication Interface. See USART	
Serial Data In, SDI	
Serial Data Out, SDO	
Serial Peripheral Interface. See SPI	
SETF	
Slave Select, SS	
SLEEP	. 239, 252, 294
Software Simulator (MPLAB SIM)	
Special Event Trigger. See Compare	
Special Features of the CPU	239
Configuration Registers	241–249
Special Function Registers	
Мар	50
SPI	
Serial Clock	
Serial Data In	
Serial Data Out	
Slave Select	
SPI Mode	
SPI Master/Slave Connection	
SPI Module	
Associated Registers	
Bus Mode Compatibility	
Effects of a RESET	
Master/Slave Connection	
Slave Mode	
SLEEP Operation	

	4
<u>SS</u>	. 157
SSP TMP2 Output for Clock Shift 144	140
TMR2 Output for Clock Shift	
TMR4 Output for Clock Shift SSPOV Status Flag	
SSPSTAT Register	107
R/W Bit	171
STATUS Bits	, 171
Significance and Initialization Condition for	
RCON Register	31
SUBFWB	
SUBLW	
SUBWF	
SUBWFB	
SWAPF	
	. 200
T	
Table Pointer Operations (table)	64
TBLRD	
TBLWT	
Time-out in Various Situations	
Timer0	
16-bit Mode Timer Reads and Writes	
Associated Registers	. 133
Clock Source Edge Select (T0SE Bit)	. 133
Clock Source Select (T0CS Bit)	
Operation	
Overflow Interrupt	. 133
Prescaler. See Prescaler, Timer0	
Timer0 and Timer1 External Clock	
Requirements	. 327
Timer1	
16-bit Read/Write Mode	
Associated Registers	. 139
Operation	
Oscillator135	, 137
Overflow Interrupt135	, 138
Special Event Trigger (CCP)138	
TMR1H Register	. 135
TMR1L Register	. 135
Use as a Real-Time Clock	
Timer2	
Associated Registers	
Operation	. 141
Postscaler. See Postscaler, Timer2	
PR2 Register141	, 154
Prescaler. See Prescaler, Timer2	
SSP Clock Shift141	
TMR2 Register	
TMR2 to PR2 Match Interrupt141, 142	
Timer3	
Associated Registers	
Operation	
Oscillator	
Overflow Interrupt	
Special Event Trigger (CCP)	
TMR3H Register	
TMR3L Register	. 143

Time	er4	
	Associated Registers	
	Operation	147
	Postscaler. See Postscaler, Timer4	
	PR4 Register	147
	Prescaler. See Prescaler, Timer4	
	SSP Clock Shift	148
	TMR4 Register	147
	TMR4 to PR4 Match Interrupt	147, 148
Timi	ing Diagrams	
	A/D Conversion	340
	Acknowledge Sequence	190
	Baud Rate Generator with Clock	
	Arbitration	184
	BRG Reset Due to SDA Arbitration During	
	START Condition	193
	Brown-out Reset (BOR)	326
	Bus Collision During a Repeated START	
	Condition (Case 1)	194
	Bus Collision During a Repeated START	
	Condition (Case 2)	194
	Bus Collision During a START Condition	
	(SCL = 0)	193
	Bus Collision During a STOP Condition	
	(Case 1)	195
	Bus Collision During a STOP Condition	
	(Case 2)	195
	Bus Collision During START Condition	
	(SDA only)	192
	Bus Collision for Transmit and Acknowledge	
	Capture/Compare/PWM (All CCP Modules)	
	CLKO and I/O	
	Clock Synchronization	
	Clock/Instruction Cycle	
	Example SPI Master Mode (CKE = 0)	
	Example SPI Master Mode (CKE = 1)	
	Example SPI Slave Mode (CKE = 0)	
	Example SPI Slave Mode (CKE = 1)	333
	External Clock (All Modes except PLL)	322
	External Memory Bus for SLEEP	
	(Microprocessor Mode)	77
	External Memory Bus for TBLRD (Extended	
	Microcontroller Mode)	76
	External Memory Bus for TBLRD	
	(Microprocessor Mode)	76
	I <sup>2</sup> C Bus Data	
	I <sup>2</sup> C Bus START/STOP Bits	
	I <sup>2</sup> C Master Mode (7 or 10-bit Transmission)	
	I <sup>2</sup> C Master Mode (7-bit Reception)	100
	I <sup>2</sup> C Master Mode First START Bit Timing	109
	I <sup>2</sup> C Slave Mode (10-bit Reception,	100
	SEN = $0$ )	474
	I <sup>2</sup> C Slave Mode (10-bit Reception,	470
	SEN = 1)	
	I <sup>2</sup> C Slave Mode (10-bit Transmission)	
	$I^2$ C Slave Mode (7-bit Reception, SEN = 0)	
	$I^2$ C Slave Mode (7-bit Reception, SEN = 1)	
	I <sup>2</sup> C Slave Mode (7-bit Transmission)	
	Low Voltage Detect	
	Master SSP I <sup>2</sup> C Bus Data	336
	Master SSP I <sup>2</sup> C Bus START/STOP Bits	
	Parallel Slave Port (PIC18F8X20)	
	Program Memory Read	324

Program Memory Write	325
PWM Output	
Repeat START Condition	186
RESET, Watchdog Timer (WDT), Oscillator	
Start-up Timer (OST) and Power-up	
Timer (PWRT)	326
Slave Mode General Call Address Sequence	
(7 or 10-bit Address Mode)	180
Slave Synchronization	
Slow Rise Time (MCLR Tied to VDD via	
1 kOhm Resistor)	38
SPI Mode (Master Mode)	
SPI Mode (Slave Mode with CKE = 0)	
SPI Mode (Slave Mode with CKE = 1)	
STOP Condition Receive or Transmit Mode	
Synchronous Reception (Master Mode,	100
SREN)	210
Synchronous Transmission	200
Synchronous Transmission (Through TXEN)	209
	209
Time-out Sequence on POR w/PLL Enabled	20
(MCLR Tied to VDD via 1 kOhm Resistor)	38
Time-out Sequence on Power-up	
(MCLR Not Tied to VDD)	07
Case 1	
Case 2	37
Time-out Sequence on Power-up (MCLR Tied	
to VDD via 1 kOhm Resistor)	
Timer0 and Timer1 External Clock	327
Timing for Transition Between Timer1 and	
OSC1 (HS with PLL)	27
Transition Between Timer1 and OSC1	
(HS, XT, LP)	26
Transition Between Timer1 and OSC1	
(RC, EC)	
Transition from OSC1 to Timer1 Oscillator	
USART Asynchronous Reception	
USART Asynchronous Transmission	205
USART Asynchronous Transmission	
(Back to Back)	205
USART Synchronous Receive	
(Master/Slave)	338
USART Synchronous Transmission	
(Master/Slave)	338
Wake-up from SLEEP via Interrupt	253
TRISE Register	
PSPMODE Bit1	11, 128
TSTFSZ	,
Two-Word Instructions	
Example Cases	46
TXSTA Register	
BRGH Bit	200

## U

Universal Synchronous Asynchronous Receiver Transmitter. See USART

USART	
Asynchronous Mode	204
Associated Registers, Receive	207
Associated Registers, Transmit	205
Receiver	206
Setting up 9-bit Mode with Address Detect	206
Transmitter	
Baud Rate Generator (BRG)	200
Associated Registers	200
Baud Rate Error, Calculating	
Baud Rate Formula	200
Baud Rates for Asynchronous Mode	
(BRGH = 0)	202
Baud Rates for Asynchronous Mode	
(BRGH = 1)	
Baud Rates for Synchronous Mode	
High Baud Rate Select (BRGH Bit)	200
Sampling	
Serial Port Enable (SPEN Bit)	
Synchronous Master Mode	
Associated Registers, Reception	
Associated Registers, Transmit	
Reception	210
Transmission	
Synchronous Slave Mode	
Associated Registers, Receive	
Associated Registers, Transmit	
Reception	
Transmission	
USART Synchronous Receive Requirements	
USART Synchronous Transmission Requirements	338

# V

Voltage Reference Specifications	
----------------------------------	--

### W

Wake-up from SLEEP	
Using Interrupts	
Watchdog Timer (WDT)	
Associated Registers	
Control Register	
Postscaler	
Programming Considerations	
RC Oscillator	
Time-out Period	
WCOL	
WCOL Status Flag	185, 186, 187, 190
WDT Postscaler	
WWW, On-Line Support	5
X	

XORLW	
XORWF	

# **ON-LINE SUPPORT**

Microchip provides on-line support on the Microchip World Wide Web site.

The web site is used by Microchip as a means to make files and information easily available to customers. To view the site, the user must have access to the Internet and a web browser, such as Netscape<sup>®</sup> or Microsoft<sup>®</sup> Internet Explorer. Files are also available for FTP download from our FTP site.

### Connecting to the Microchip Internet Web Site

The Microchip web site is available at the following URL:

### www.microchip.com

The file transfer site is available by using an FTP service to connect to:

### ftp://ftp.microchip.com

The web site and file transfer site provide a variety of services. Users may download files for the latest Development Tools, Data Sheets, Application Notes, User's Guides, Articles and Sample Programs. A variety of Microchip specific business information is also available, including listings of Microchip sales offices, distributors and factory representatives. Other data available for consideration is:

- Latest Microchip Press Releases
- Technical Support Section with Frequently Asked
   Questions
- Design Tips
- Device Errata
- Job Postings
- Microchip Consultant Program Member Listing
- Links to other useful web sites related to Microchip Products
- Conferences for products, Development Systems, technical information and more
- Listing of seminars and events

# SYSTEMS INFORMATION AND UPGRADE HOT LINE

The Systems Information and Upgrade Line provides system users a listing of the latest versions of all of Microchip's development systems software products. Plus, this line provides information on how customers can receive the most current upgrade kits.The Hot Line Numbers are:

1-800-755-2345 for U.S. and most of Canada, and

1-480-792-7302 for the rest of the world.

092002

# **READER RESPONSE**

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

To:	Technical Publications Manager	Total Pages Sent		
RE:	Reader Response			
Fron	n: Name			
	Company			
	Address			
	Telephone: ()	FAX: ()		
Application (optional):				
Would you like a reply?YN				
Device: PIC18FXX20 Literature Number: DS39609A				
Questions:				
1. What are the best features of this document?				
_				
2.	<ol> <li>How does this document meet your hardware and software development needs?</li> </ol>			
_				
-				
3.	3. Do you find the organization of this document easy to follow? If not, why?			
-				
-				
4.	4. What additions to the document do you think would enhance the structure and subject?			
-				
5.	what deletions from the document co	uld be made without affecting the overall usefulness?		
-				
6.	s there any incorrect or misleading in	formation (what and where)?		
0.	a disce any monour of molouding mornation (what and whole):			
-				
7. I	How would you improve this documer	nt?		
-				

## PIC18FXX20 PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.   Device	− X /XX XXX       Temperature Package Pattern Range	<ul> <li>Examples:</li> <li>a) PIC18LF6620 - I/PT 301 = Industrial temp., TQFP package, Extended VDD limits, QTP pattern #301.</li> <li>b) PIC18F8720 - I/PT = Industrial temp.,</li> </ul>
Device	PIC18FXX20 <sup>(1)</sup> , PIC18FXX20T <sup>(2)</sup> ; VDD range 4.2V to 5.5V PIC18LFXX20 <sup>(1)</sup> , PIC18LFXX20T <sup>(2)</sup> ; VDD range 2.0V to 5.5V	<ul> <li>c) PIC1010720-IFF1 = Industrial temp., TQFP package, normal VDD limits.</li> <li>c) PIC18F8620 - E/PT = Extended temp., TQFP package, standard VDD limits.</li> </ul>
Temperature Range	I = $-40^{\circ}$ C to $+85^{\circ}$ C (Industrial) E = $-40^{\circ}$ C to $+125^{\circ}$ C (Extended)	
Package	PT = TQFP (Thin Quad Flatpack)	Note 1: F = Standard Voltage Range LF = Extended Voltage Range
Pattern	QTP, SQTP, Code or Special Requirements (blank otherwise)	2: T = in tape and reel

## Sales and Support

### Data Sheets

Products supported by a preliminary Data Sheet may have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

- 1. Your local Microchip sales office
- 2. The Microchip Corporate Literature Center U.S. FAX: (480) 792-7277
- 3. The Microchip Worldwide Site (www.microchip.com)

Please specify which device, revision of silicon and Data Sheet (include Literature #) you are using.

### **New Customer Notification System**

Register on our web site (www.microchip.com/cn) to receive the most current information on our products.



# WORLDWIDE SALES AND SERVICE

### AMERICAS

**Corporate Office** 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: 480-792-7627 Web Address: http://www.microchip.com

### **Rocky Mountain**

2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7966 Fax: 480-792-4338

### Atlanta

3780 Mansell Road, Suite 130 Alpharetta, GA 30022 Tel: 770-640-0034 Fax: 770-640-0307

#### Boston

2 Lan Drive, Suite 120 Westford, MA 01886 Tel: 978-692-3848 Fax: 978-692-3821

### Chicago

333 Pierce Road, Suite 180 Itasca, IL 60143 Tel: 630-285-0071 Fax: 630-285-0075

### Dallas

4570 Westgrove Drive, Suite 160 Addison, TX 75001 Tel: 972-818-7423 Fax: 972-818-2924

#### Detroit

Tri-Atria Office Building 32255 Northwestern Highway, Suite 190 Farmington Hills, MI 48334 Tel: 248-538-2250 Fax: 248-538-2260

### Kokomo

2767 S. Albright Road Kokomo, Indiana 46902 Tel: 765-864-8360 Fax: 765-864-8387

### Los Angeles

18201 Von Karman, Suite 1090 Irvine CA 92612 Tel: 949-263-1888 Fax: 949-263-1338

### San Jose

Microchip Technology Inc. 2107 North First Street, Suite 590 San Jose, CA 95131 Tel: 408-436-7950 Fax: 408-436-7955

#### Toronto

6285 Northam Drive, Suite 108 Mississauga, Ontario L4V 1X5, Canada Tel: 905-673-0699 Fax: 905-673-6509

### ASIA/PACIFIC

Australia

Microchip Technology Australia Pty Ltd Suite 22, 41 Rawson Street Epping 2121, NSW Australia

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755 China - Beijing

Microchip Technology Consulting (Shanghai) Co., Ltd., Beijing Liaison Office Unit 915 Bei Hai Wan Tai Bldg. No. 6 Chaoyangmen Beidajie Beijing, 100027, No. China Tel: 86-10-85282100 Fax: 86-10-85282104 China - Chengdu

Microchip Technology Consulting (Shanghai) Co., Ltd., Chengdu Liaison Office Rm. 2401-2402, 24th Floor, Ming Xing Financial Tower No. 88 TIDU Street Chengdu 610016, China Tel: 86-28-86766200 Fax: 86-28-86766599

### China - Fuzhou

Microchip Technology Consulting (Shanghai) Co., Ltd., Fuzhou Liaison Office Unit 28F, World Trade Plaza No. 71 Wusi Road Fuzhou 350001, China Tel: 86-591-7503506 Fax: 86-591-7503521

### China - Hong Kong SAR

Microchip Technology Hongkong Ltd. Unit 901-6, Tower 2, Metroplaza 223 Hing Fong Road Kwai Fong, N.T., Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

China - Shanghai Microchip Technology Consulting (Shanghai)

Co., Ltd. Room 701, Bldg. B Far East International Plaza No. 317 Xian Xia Road

Shanghai, 200051 Tel: 86-21-6275-5700 Fax: 86-21-6275-5060

### China - Shenzhen

Microchip Technology Consulting (Shanghai) Co., Ltd., Shenzhen Liaison Office Rm. 1812, 18/F, Building A, United Plaza No. 5022 Binhe Road, Futian District Shenzhen 518033, China Tel: 86-755-82901380 Fax: 86-755-82966626

### China - Qingdao

Rm. B503, Fullhope Plaza, No. 12 Hong Kong Central Rd. Qingdao 266071, China Tel: 86-532-5027355 Fax: 86-532-5027205 India Microchip Technology Inc. India Liaison Office **Divyasree Chambers** 1 Floor, Wing A (A3/A4) No. 11, O'Shaugnessey Road Bangalore, 560 025, India Tel: 91-80-2290061 Fax: 91-80-2290062

### Japan

Microchip Technology Japan K.K. Benex S-1 6F 3-18-20, Shinyokohama Kohoku-Ku, Yokohama-shi Kanagawa, 222-0033, Japan Tel: 81-45-471- 6166 Fax: 81-45-471-6122 Korea Microchip Technology Korea 168-1, Youngbo Bldg. 3 Floor Samsung-Dong, Kangnam-Ku Seoul, Korea 135-882 Tel: 82-2-554-7200 Fax: 82-2-558-5934 Singapore Microchip Technology Singapore Pte Ltd. 200 Middle Road #07-02 Prime Centre Singapore, 188980 Tel: 65-6334-8870 Fax: 65-6334-8850 Taiwan Microchip Technology (Barbados) Inc., Taiwan Branch 11F-3, No. 207 Tung Hua North Road Taipei, 105, Taiwan Tel: 886-2-2717-7175 Fax: 886-2-2545-0139 EUROPE Austria Microchip Technology Austria GmbH Durisolstrasse 2 A-4600 Wels Austria Tel: 43-7242-2244-399 Fax: 43-7242-2244-393 Denmark Microchip Technology Nordic ApS Regus Business Centre Lautrup hoj 1-3 Ballerup DK-2750 Denmark Tel: 45 4420 9895 Fax: 45 4420 9910 France Microchip Technology SARL Parc d'Activite du Moulin de Massy 43 Rue du Saule Trapu Batiment A - ler Etage 91300 Massy, France Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79 Germany Microchip Technology GmbH Steinheilstrasse 10 D-85737 Ismaning, Germany Tel: 49-89-627-144 0 Fax: 49-89-627-144-44 Italy Microchip Technology SRL Centro Direzionale Colleoni Palazzo Taurus 1 V. Le Colleoni 1 20041 Agrate Brianza Milan, Italy Tel: 39-039-65791-1 Fax: 39-039-6899883

United Kingdom

#### Microchip Ltd 505 Eskdale Road Winnersh Triangle Wokingham Berkshire, England RG41 5TU Tel: 44 118 921 5869 Fax: 44-118 921-5820

12/05/02

Advance Information