## CS5106

## Multi-Feature, Synchronous plus Auxiliary PWM Controller

The CS5106 is a fixed frequency, current mode controller with one single NFET driver and one dual FET, synchronous driver. The synchronous driver allows for increased efficiency of the main isolated power stage and the single driver allows the designer to develop auxiliary supplies for controller power as well as secondary side house keeping. In addition, because the synchronous drivers have programmable FET non-overlap, the CS5106 is an ideal controller for soft-switched converter topologies.

The CS5106 is specifically designed for isolated topologies where speed, flexibility, reduced size and reduced component count are requirements. The controller contains the following features: Undervoltage Shutdown, Overvoltage Shutdown, Programmable Frequency, Programmable Synchronous Non-Overlap Time, Master/Slave Clocking with Frequency Range Detection, Enable, Output Undervoltage Protection with Timer, 20 mA 5.0 V Output, 80 ns PWM propagation delay, and Controlled Hiccup Mode.

The CS5106 has junction temperature and supply ranges of $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ and 9.0 V to 16 V respectively and is available in the 24 lead SSOP package.

## Features

- Programmable Fixed Frequency
- Programmable FET Non-Overlap
- Enable Lead
- 12 V Fixed Auxiliary Supply Control
- Under and Overvoltage Shutdown
- Output Undervoltage Protection with Timer
- Master/Slave Clock Sync Capability
- Sync Frequency Range Detection
- 80 ns PWM Propagation Delay
- 20 mA 5.0 V Reference Output
- Small 24 Lead SSOP Package
- Controlled Hiccup Mode

ON Semiconductor ${ }^{\text {T }}$
http://onsemi.com


SSOP-24
SW SUFFIX
CASE 940D

PIN CONNECTIONS AND MARKING DIAGRAM


A = Assembly Location
WL, L = Wafer Lot
YY, Y = Year
WW, W = Work Week

ORDERING INFORMATION

| Device | Package | Shipping |
| :---: | :---: | :---: |
| CS5106LSW24 | SSOP-24 | 59 Units/Rail |
| CS5106LSWR24 | SSOP-24 | 2000 Tape \& Reel |




## ABSOLUTE MAXIMUM RATINGS*

|  | Rating | Value |
| :--- | :---: | :---: |
| Operating Junction Temperature, $T_{J}$ | 150 | ${ }^{\circ} \mathrm{C}$ |
| Operating Temperature Range, $\mathrm{T}_{\mathrm{A}}$ | -40 to 85 |  |
| Storage Temperature Range, $\mathrm{T}_{\mathrm{S}}$ | ${ }^{\circ} \mathrm{C}$ |  |
| ESD Susceptibility (Human Body Model) | Reflow: (SMD styles only) (Note 1.) | -65 to +150 |
| Lead Temperature Soldering: | ${ }^{\circ} \mathrm{C}$ |  |

1. 60 second maximum above $183^{\circ} \mathrm{C}$.
*The maximum package power dissipation must be observed.

## ABSOLUTE MAXIMUM RATINGS

| Pin Name | Pin Symbol | $\mathrm{V}_{\text {MAX }}$ | $\mathrm{V}_{\text {MIN }}$ | Isource | ISINK |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Undervoltage Shutdown Input | UVSD | 6.0 V | -0.3 V | 1.0 mA | N/A |
| Overvoltage Shutdown Input | OVSD | 6.0 V | -0.3 V | 1.0 mA | N/A |
| 5.0 V Reference Output | $\mathrm{V}_{\text {SREF }}$ | 6.0 V | -0.3 V | 150 mA | 25 mA |
| Error Amp Minus Input | OAM | 6.0 V | -0.3 V | $250 \mu \mathrm{~A}$ | 1.2 mA |
| Error Amp Output | OAOUT | 6.0 V | -0.3 V | $300 \mu \mathrm{~A}$ | 100 mA |
| Output Overcurrent Timer Capacitor | OUVDELAY | 6.0 V | -0.3 V | $15 \mu \mathrm{~A}$ | N/A |
| Auxiliary Primary Side Current Limit Input | ILIM1 | 6.0 V | -0.3 V | $10 \mu \mathrm{~A}$ | N/A |
| Auxiliary Primary Side Current Ramp Input | RAMP1 | 6.0 V | -0.3 V | $10 \mu \mathrm{~A}$ | N/A |
| Auxiliary Voltage Feedback Input | $\mathrm{V}_{\text {FB1 }}$ | 6.0 V | -0.3 V | $5.0 \mu \mathrm{~A}$ | $100 \mu \mathrm{~A}$ |
| Bootstrapped Power Input | $\mathrm{V}_{\mathrm{SS}}$ | 20 V | -0.3 V | $2.0 \mu \mathrm{~A}$ | 0.5 A Peak, 300 mA DC |
| Main Power Input | $\mathrm{V}_{\mathrm{CC}}$ | 20 V | -0.3 V | See Note 2. | 0.5 A Peak, 300 mA DC |
| Auxiliary FET Driver Output | GATE1 | 20 V | -0.3 V | 0.5 A Peak, 100 mA DC | 0.5 A Peak, 100 mA DC |
| Ground | GND | 0 V | 0 V | 0.5 A Peak | N/A, 300 mA DC |
| Synchronous FET Driver Output | GATE2 | 20 V | -0.3 V | 0.5 A Peak, 100 mA DC | 0.5 A Peak, 100 mA DC |
| Synchronous FET Driver Output B | GATE2B | 20 V | -0.3 V | 0.5 A Peak, 100 mA DC | 0.5 A Peak, 100 mA DC |
| Synchronous Voltage Feedback Input | $\mathrm{V}_{\mathrm{FB} 2}$ | 6.0 V | -0.3 V | $10 \mu \mathrm{~A}$ | $100 \mu \mathrm{~A}$ |
| Synchronous Primary Side Current Ramp Input | RAMP2 | 6.0 V | -0.3 V | $10 \mu \mathrm{~A}$ | N/A |
| Synchronous Primary Side Current Limit Input | ILIM2 | 6.0 V | -0.3 V | $10 \mu \mathrm{~A}$ | N/A |
| Gate Non-Overlap Programming Input | DLYSET | 2.5 V | -0.3 V | $125 \mu \mathrm{~A}$ | N/A |
| Frequency Programming Input | FADJ | 2.5 V | -0.3 V | $125 \mu \mathrm{~A}$ | N/A |
| Clock Master Output | SYNCOUT | 6.0 V | -0.3 V | 50 mA | 100 mA |
| Clock Slave Input | SYNC ${ }_{\text {IN }}$ | 6.0 V | -0.3 V | N/A | 1.0 mA |
| Enable Programming Input | PROGRAM | 16 V | -0.3 V | $30 \mu \mathrm{~A}$ | N/A |
| Enable Input | ENABLE | 16 V | -0.3 V | $300 \mu \mathrm{~A}$ | N/A |

2. Current out of $\mathrm{V}_{\mathrm{CC}}$ is not limited. Care should be taken to prevent shorting $\mathrm{V}_{\mathrm{CC}}$ to Ground.

## CS5106

ELECTRICAL CHARACTERISTICS $\left(T_{J}=-40^{\circ} \mathrm{C}\right.$ to $125^{\circ} \mathrm{C}, \mathrm{V}_{S S}=9.0$ to $16 \mathrm{~V}, \mathrm{~V}_{5 R E F} \mathrm{~L}_{\text {LOAD }}=2.0 \mathrm{~mA}$, SYNC $_{\text {OUT }}$ Free Running, unless otherwise specified. For All Specs: UVSD $=6.0 \mathrm{~V}, \mathrm{OVSD}=0 \mathrm{~V}, \mathrm{ENABLE}=0 \mathrm{~V}, \mathrm{IIM}(1,2)=0, \mathrm{~V}_{\mathrm{FB}(1,2)}=3.0 \mathrm{~V}, \mathrm{R}_{\mathrm{FADJ}}=$ $R_{\text {DLYSET }}=27.4 \mathrm{k} \Omega$.)

| Characteristic | Test Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {SS }}$ Supply Current |  |  |  |  |  |
| $\mathrm{V}_{\text {SS }}$ Supply Current | Measure current into $\mathrm{V}_{\mathrm{SS}}$ when <br> $\mathrm{V}_{5 \text { REF }} \mathrm{I}_{\text {LOAD }}=0 \mathrm{~mA} .9 .0 \mathrm{~V} \leq \mathrm{V}_{\text {SS }} \leq 13 \mathrm{~V}$. <br> Measure current into $V_{S S}$ when <br> $\mathrm{V}_{\text {5REF }} \mathrm{I}_{\text {LOAD }}=0 \mathrm{~mA} .13 \mathrm{~V}<\mathrm{V}_{\text {SS }} \leq 16 \mathrm{~V}$. <br> Measure current into $V_{S S}$ when <br> $\mathrm{V}_{5 \text { REF }} \mathrm{I}_{\text {LOAD }}=0 \mathrm{~mA} .16 \mathrm{~V}<\mathrm{V}_{\text {SS }} \leq 20 \mathrm{~V}$. |  | 16 <br> 16 <br> 16 | 23 <br> 25 <br> 30 | mA <br> mA <br> mA |
| Low $\mathrm{V}_{\text {cc }}$ Supply Current |  |  |  |  |  |
| Low V ${ }_{\text {CC }}$ Supply Current | Float $\mathrm{V}_{\mathrm{SS}}$. Set $\mathrm{V}_{\mathrm{CC}}=7.0 \mathrm{~V}$ \& measure $\mathrm{V}_{\mathrm{CC}}$ current while $\mathrm{V}_{5 \text { REF }}$ LIOAD $=0 \mathrm{~mA}$. | - | 1.5 | 3.5 | mA |



## Reference

| 5.0 V Internal Voltage Reference | Measure $V_{\text {REF }}$ voltage when <br> $I_{\text {REF }}=0$ and $I_{\text {REF }}=20 \mathrm{~mA}$ | 4.85 | 5.0 | 5.15 | V |
| :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{~V}_{\text {REF }}$ OK Threshold | Adjust $\mathrm{V}_{\text {REF }}$ from $4.8 \mathrm{~V}-4.0 \mathrm{~V}$ <br> until PWM1,2 goes low. | 4.3 | 4.55 | 4.7 | V |

## Low $\mathrm{V}_{\mathrm{Cc}}$ Lockout

| $\mathrm{V}_{\text {CC }}$ Turn-on Threshold Voltage | $\mathrm{V}_{\mathrm{CC}}$ increasing until $\mathrm{I}_{\mathrm{CC}}>3.5 \mathrm{~mA}$ <br> $V_{5 R E F}$ LIOAD $=0 \mathrm{~mA}$ | 7.0 | 7.25 | 7.5 | V |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CC }}$ Turn-off Threshold Voltage | $\mathrm{V}_{\mathrm{CC}}$ decreasing until $\mathrm{I}_{\mathrm{CC}}<3.5 \mathrm{~mA}$ <br> $V_{5 R E F}$ LIOAD $=0 \mathrm{~mA}$ | 6.3 | 6.7 | 7.1 | V |
| Hysteresis | Turn-on - Turn-off | 0.40 | 0.55 | 0.70 | V |

Clock

| Operating Frequency1 | Measure frequency from SYNCout. | 485 | 512 | 540 | kHz |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SYNG ${ }_{\text {IN }}$ Input Impedance | Measure input impedance. | 7.0 | 15 | - | k $\Omega$ |
| SYNC ${ }_{\text {Out }}$ Output Low Voltage | $\mathrm{R}_{\text {LOAD }}=2.0 \mathrm{k} \Omega$ to $\mathrm{V}_{5 \text { REF }}$ | - | 1.0 | 1.5 | V |
| SYNC Out $^{\text {Output High Voltage }}$ | $\mathrm{R}_{\text {LOAD }}=2.0 \mathrm{k} \Omega$ to GND | 3.5 | 4.2 | - | V |
| $\mathrm{SYNC}_{\mathrm{IN}^{\prime}}$ Detect Frequency | Verify $\mathrm{SYNC}_{\text {OUT }}=S Y N C_{I N}$, $R_{\text {LOAD }}=2.0 \mathrm{k} \Omega$ to $G N D$ | 425 | - | 555 | kHz |
| Max. Low SYNC Rej. Frequency | Verify SYNC $_{\text {OUT }}=$ FCLK when $R_{\text {LOAD }}=2.0 \mathrm{k} \Omega$ to $G N D$ | - | - | 340 | kHz |
| Min. High SYNC Rej. Frequency | Verify SYNC ${ }_{\text {OUT }}=$ FCLK when $R_{\text {LOAD }}=2.0 \mathrm{k} \Omega$ to $G N D$ | 690 | - | - | kHz |
| SYNC ${ }_{\mathbb{N}}$ Input Threshold Voltage | Functional Testing Verify FCLK from 1.0 V to 2.8 V | 0.9 | 1.85 | 2.9 | V |
| Main PWM Clock Pulse Width | (GBD) - CLPH1 One Shot Pulse Width | 80 | 100 | 120 | ns |
| Aux PWM Clock Pulse Width | (GBD) - CLPH2 One Shot Pulse Width | 80 | 100 | 120 | ns |

ELECTRICAL CHARACTERISTICS (continued) $\left(T_{J}=-40^{\circ} \mathrm{C}\right.$ to $125^{\circ} \mathrm{C}, \mathrm{V}_{S S}=9.0$ to $16 \mathrm{~V}, \mathrm{~V}_{5 \text { REF }} \mathrm{I}_{\text {LOAD }}=2.0 \mathrm{~mA}$, SYNC $\mathrm{O}_{\text {OUT }}$ Free Running, unless otherwise specified. For All Specs: UVSD $=6.0 \mathrm{~V}$, $\mathrm{OVSD}=0 \mathrm{~V}$, ENABLE $=0 \mathrm{~V}, \operatorname{lIIM(1,2)}=0, \mathrm{~V}_{\mathrm{FB}(1,2)}=3.0 \mathrm{~V}, \mathrm{R}_{\mathrm{FADJ}}=$ $R_{\text {DLYSET }}=27.4 \mathrm{k} \Omega$.)

| Characteristic | Test Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Bias Supply Error Amplifier |  |  |  |  |  |
| Output Low Voltage | $\mathrm{V}_{\mathrm{SS}}>12.6 \mathrm{~V}$. Measure OAOUT voltage when sinking 1.0 mA . | - | 43 | 85 | mV |
| Output High Voltage | $\mathrm{V}_{\mathrm{SS}}<11.4 \mathrm{~V}$. Measure OAOUT voltage when sourcing $150 \mu \mathrm{~A}$. | 4.55 | 4.75 | - | V |
| Output High Source Current | $\mathrm{V}_{\mathrm{SS}}<11.4 \mathrm{~V}$. Measure OAOUT source current when OAOUT $=0.5 \mathrm{~V}$ | 150 | 225 | 300 | $\mu \mathrm{A}$ |
| Output Low Sink Current | $\mathrm{V}_{\text {SS }}>12.6 \mathrm{~V}$. Measure OAOUT sink current when $\mathrm{OAOUT}=2.5 \mathrm{~V}$. | 3.0 | 20 | 50 | mA |
| $\mathrm{V}_{\text {SS }}$ Set Point | Adjust $\mathrm{V}_{\text {SS }}$ until OAOUT goes low. | 11.6 | 12.25 | 12.8 | V |
| Large Signal Gain | (GBD) | 15 | - | - | V/mV |
| Unity Gain Bandwidth | (GBD) | - | 1.0 | - | MHz |
| Common Mode Input Range | (GBD) | 1.0 | - | 2.0 | V |


| $\mathrm{V}_{\text {SS }}$ Voltage |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {SS }}$ Reset Voltage | Toggle ENABLE between $G N D \& V_{C C}$, then adjust $\mathrm{V}_{\mathrm{SS}}$ from $2.0 \mathrm{~V}-0.8 \mathrm{~V}$ until OAOUT goes high. | 1.0 | 1.4 | 1.8 | V |
| Undervoltage Lockout |  |  |  |  |  |
| UVSD Turn-On Threshold Voltage | Adjust UVSD from 4.7 V-5.3 V until GATE1,2 goes high. | 4.8 | 5.0 | 5.1 | V |
| UVSD Turn-Off Threshold Voltage | Adjust UVSD from 5.1 V-4.3 V until GATE1,2 goes low. | 4.45 | 4.7 | 4.95 | V |
| Hysteresis | Turn-on - Turn-off | 0.2 | 0.27 | 0.4 | V |
| UVSD Input Bias Current | Set UVSD $=0$ V. Measure Current out of UVSD lead. | - | 0.2 | 0.5 | $\mu \mathrm{A}$ |
| Overvoltage Lockout |  |  |  |  |  |
| OVSD Threshold Voltage | Adjust OVSD from 4.7 V-5.3 V until GATE1,2 goes low. | 4.85 | 5.0 | 5.15 | V |
| OVSD Input Bias Current | Set OVSD $=0$ V. Measure Current out of OVSD lead. | - | 0.2 | 0.5 | $\mu \mathrm{A}$ |

ENABLE \& PROGRAM

| ENABLE Lead Output Current | Measure current out of ENABLE <br> when ENABLE 0 V | 100 | 266 | 500 | $\mu \mathrm{~A}$ |
| :--- | :--- | :---: | :---: | :---: | :---: |
| PROGRAM Lead Output Current | Measure current out of PROGRAM <br> when PROGRAM $=0 \mathrm{~V}$ | 20 | 60 | 100 | $\mu \mathrm{~A}$ |
| PROGRAM Threshold Voltage | ENABLE $=$ GND. Adjust PROGRAM from <br> $1.0 ~ V-1.8 ~ V ~ u n t i l ~ G A T E 1,2 ~ g o e s ~ h i g h . ~$ | 1.2 | 1.4 | 1.6 | V |
| ENABLE Threshold Voltage | PROGRAM = GND. Adjust ENABLE from <br> $1.0 ~ V-1.8 ~ V ~ u n t i l ~ G A T E 1,2 ~ g o e s ~ h i g h . ~$ | 1.2 | 1.4 | 1.6 | V |

ELECTRICAL CHARACTERISTICS (continued) $\left(T_{J}=-40^{\circ} \mathrm{C}\right.$ to $125^{\circ} \mathrm{C}, \mathrm{V}_{S S}=9.0$ to $16 \mathrm{~V}, \mathrm{~V}_{5 \text { REF }} \mathrm{I}_{\text {LOAD }}=2.0 \mathrm{~mA}$, SYNC SOUT Free Running, unless otherwise specified. For All Specs: UVSD $=6.0 \mathrm{~V}, \mathrm{OVSD}=0 \mathrm{~V}$, ENABLE $=0 \mathrm{~V}, \operatorname{lIIM(1,2)}=0, \mathrm{~V}_{\mathrm{FB}(1,2)}=3.0 \mathrm{~V}, \mathrm{R}_{\mathrm{FADJ}}=$ $R_{\text {DLYSET }}=27.4 \mathrm{k} \Omega$.)

| Characteristic | Test Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Output Undervoltage Delay |  |  |  |  |  |
| OUVDELAY Charging Current | Set OUVDELAY $=1.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{FB} 1}=4.4 \mathrm{~V}$ Measure OUVDELAY I Charge. | 7.5 | 10 | 12.5 | $\mu \mathrm{A}$ |
| OUVDELAY Latch-off Voltage | Toggle ENABLE between $G N D \& \mathrm{~V}_{\mathrm{CC}}$, then adjust OUVDELAY from 4.7 V-5.3 V until GATE1,2, goes low. | 4.8 | 5.0 | 5.2 | V |
| OUVDELAY Set Current | OUVDELAY = VOCLO +50 mV . Measure current into OUVDELAY. | - | 0.5 | 1.0 | mA |
| $\mathrm{V}_{\mathrm{FB} 1}$ Charge Threshold | $\mathrm{V}_{\mathrm{SS}}=1.0 \mathrm{~V}$. Toggle ENABLE between GND \& $\mathrm{V}_{\mathrm{CC}}$, adjust $\mathrm{V}_{\mathrm{FB} 1}$ from $3.8 \mathrm{~V}-4.6 \mathrm{~V}$ until GATE1,2 goes low. | 4.05 | 4.22 | 4.4 | V |
| $\mathrm{V}_{\text {FB2 }}$ Charge Threshold | $\mathrm{V}_{\mathrm{SS}}=1.0 \mathrm{~V}$. Toggle ENABLE between GND \& $\mathrm{V}_{\mathrm{CC}}$, adjust $\mathrm{V}_{\mathrm{FB} 2}$ from $3.8 \mathrm{~V}-4.6 \mathrm{~V}$ until GATE1,2 goes low. | 3.9 | 4.15 | 4.35 | V |

Current Limit Circuits

| ILIM1 Current Limit Threshold Voltage | Adjust ILIM1 from $1.0 \mathrm{~V}-1.3 \mathrm{~V}$ until GATE1 goes low. | 1.16 | 1.24 | 1.3 | V |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ILIM1 Short Circuit Threshold Voltage | Adjust ILIM1 from $1.30 \mathrm{~V}-1.50 \mathrm{~V}$ until GATE1 skips 2-cycles with reference to SYNC $_{\text {OUT }}$. | 1.35 | 1.44 | 1.51 | V |
| ILIM1 Input Bias Current | Set $\mathrm{ILIM1}^{1}=0 \mathrm{~V}$. Measure current out of $\mathrm{ILIM1}^{\text {l }}$ lead. | - | 0.5 | 5.0 | $\mu \mathrm{A}$ |
| ILIM2 Current Limit Threshold Voltage | Adjust lıIM2 from $1.0 \mathrm{~V}-1.3 \mathrm{~V}$ until GATE2 goes low. | 1.16 | 1.24 | 1.3 | V |
| ILIM2 Short Circuit Threshold Voltage | Adjust ILIM2 from $1.30 \mathrm{~V}-1.50 \mathrm{~V}$ until GATE2 skips 2-cycles with reference to SYNC $_{\text {OUT }}$. | 1.35 | 1.44 | 1.51 | V |
| ILIM2 Input Bias Current | Set $\mathrm{ILIM2}^{\text {a }}=0 \mathrm{~V}$. Measure current out of $\mathrm{ILIM2}^{\text {l }}$ lead. | - | 0.5 | 5.0 | $\mu \mathrm{A}$ |

Voltage Feedback Control

| RAMP1 Offset Voltage | $V_{\text {FB1 }}=0$ V. Adjust RAMP1 from 0 V-0.3 V until <br> GATE1 goes low. Measure $\mathrm{V}_{\text {RAMP1 }}$. | 0.08 | 0.13 | 0.2 | V |
| :--- | :--- | :---: | :---: | :---: | :---: |
| RAMP1 Input Bias Current | Set RAMP1 = 0 V. Measure Current out of <br> RAMP1 lead. | - | 0.5 | 5.0 | $\mu \mathrm{~A}$ |
| RAMP2 Offset Voltage | $\mathrm{V}_{\text {FB2 }}=0$ V. Adjust RAMP2 from 0 V-3.0 V until <br> GATE2 goes low. Measure $\mathrm{V}_{\text {RAMP2. }}$ | 0.08 | 0.13 | 0.2 | V |
| RAMP2 Input Bias Current | Set RAMP2 $=0$ V. Measure Current out of <br> RAMP2 lead. | - | 0.5 | 5.0 | $\mu \mathrm{~A}$ |
| $\mathrm{~V}_{\text {FB1 }}$ Input Impedance | Measure input impedance. | 60 | 120 | 220 | $\mathrm{k} \Omega$ |
| $\mathrm{V}_{\text {FB2 }}$ Input Impedance | Measure input impedance. | 60 | 120 | 220 | $\mathrm{k} \Omega$ |

ELECTRICAL CHARACTERISTICS (continued) $\left(T_{J}=-40^{\circ} \mathrm{C}\right.$ to $125^{\circ} \mathrm{C}, \mathrm{V}_{S S}=9.0$ to $16 \mathrm{~V}, \mathrm{~V}_{5 \text { REF }} \mathrm{I}_{\text {LOAD }}=2.0 \mathrm{~mA}$, SYNC $\mathrm{O}_{\text {OUT }}$ Free Running, unless otherwise specified. For All Specs: UVSD $=6.0 \mathrm{~V}, \mathrm{OVSD}=0 \mathrm{~V}, \mathrm{ENABLE}=0 \mathrm{~V}, \operatorname{lim(1,2)}=0, \mathrm{~V}_{\mathrm{FB}(1,2)}=3.0 \mathrm{~V}, \mathrm{R}_{\mathrm{FADJ}}=$ $R_{\text {DLYSET }}=27.4 \mathrm{k} \Omega$.)

| Characteristic | Test Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Gate1, 2, 2B, Output Voltages | $\mathrm{V}_{\mathrm{SS}}=12 \mathrm{~V} . \mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{SS}}-\mathrm{V}_{\text {DON }}$ |  |  |  |  |
| GATE1 Low State | PROGRAM = 0 V. Measure GATE1 voltage when sinking 1.0 mA . | - | 0.15 | 0.8 | V |
| GATE2 Low State | PROGRAM = 0 V. Measure GATE2 voltage when sinking 1.0 mA . | - | 0.18 | 0.8 | V |
| GATE2B Low State | PROGRAM $=0 \mathrm{~V}$. Measure GATE2B voltage when sinking 1.0 mA . | - | 0.18 | 0.8 | V |
| GATE2B High State | Measure $\mathrm{V}_{\mathrm{CC}}$ - GATE 2 B voltage when sourcing 1.0 mA . | - | 1.65 | 2.0 | V |
| GATE2 High State | Measure $\mathrm{V}_{\mathrm{CC}}$ - GATE2 voltage when sourcing 1.0 mA . | - | 1.65 | 2.0 | V |
| GATE1 High State | Measure $\mathrm{V}_{\mathrm{CC}}$ - GATE1 voltage when sourcing 1.0 mA . | - | 1.65 | 2.0 | V |

## Propagation Delays

| LIM1 Delay to Output GATE1 | Measure delay from ILIM1 going high to GATE1 <br> going low. | - | 80 | 120 | ns |
| :--- | :--- | :--- | :--- | :---: | :---: |
| LIM2 Delay to Output GATE2 | Measure delay from ILIM2 going high to GATE2 <br> going low. | - | 80 | 100 | ns |
| RAMP1 Delay to Output GATE1 | Measure delay from RAMP1 going high to <br> GATE1 going low. | - | 80 | 115 | ns |
| RAMP2 Delay to Output GATE2 | Measure delay from RAMP2 going high to <br> GATE2 going low. | - | 80 | 100 | ns |

GATE2, 2B Non-Overlap Delay

| GATE2 Turn-on Delay from <br> GATE2B | Measure delay from GATE2B going low @ 1.7 V <br> to GATE2 going high @ 1.7 V. | 20 | 45 | 70 | ns |
| :--- | :---: | :---: | :---: | :---: | :---: |
| GATE2B Turn-on Delay from <br> GATE2 | Measure delay from GATE2 going low @ 1.7 V to <br> GATE2B going high @ 1.7 V. | 20 | 45 | 70 | ns |

GATE1, 2, 2B Rise \& Fall Times $\quad \mathrm{V}_{\mathrm{SS}}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{SS}}-\mathrm{V}_{\mathrm{DON}}$

| GATE1 Rise Time | Measure GATE1 Rise Time from $90 \%$ to $10 \%$. $C_{\text {LOAD }}=150 \mathrm{pF}$. | - | 50 | 80 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: |
| GATE1 Fall Time | Measure GATE1 Fall Time from $10 \%$ to $90 \%$. $C_{\text {LOAD }}=150 \mathrm{pF}$. | - | 30 | 60 | ns |
| GATE2 Rise Time | Measure GATE2 Rise Time from $90 \%$ to $10 \%$. $C_{\text {LOAD }}=50 \mathrm{pF}$. | - | 50 | 80 | ns |
| GATE2 Fall Time | Measure GATE2 Fall Time from $10 \%$ to $90 \%$. $\mathrm{C}_{\text {LOAD }}=50 \mathrm{pF}$. | - | 15 | 30 | ns |
| GATE2B Rise Time | Measure GATE2B Rise Time from $90 \%$ to $10 \%$. $\mathrm{C}_{\text {LOAD }}=50 \mathrm{pF}$. | - | 50 | 80 | ns |
| GATE2B Fall Time | Measure GATE2B Rise Time from 10\% to 90\%. $C_{\text {LOAD }}=50 \mathrm{pF}$. | - | 15 | 30 | ns |

PACKAGE PIN DESCRIPTION

| PACKAGE PIN \# |  |  |
| :---: | :---: | :---: |
| SSOP-24 | PIN SYMBOL | FUNCTION |
| 1 | UVSD | Undervoltage shutdown lead. Typically this lead is connected through a resistor divider to the main high voltage $\left(\mathrm{V}_{\mathrm{IN}}\right)$ line. If the voltage on this lead is less than 5.0 V then a fault is initiated such that GATE1, GATE2 and GATE2B go low. |
| 2 | OVSD | Overvoltage shutdown lead. Typically this lead is connected through a resistor divider to the main high voltage $\left(\mathrm{V}_{\mathbb{I N}}\right)$ line. If the voltage on this lead exceeds 5.0 V then a fault is initiated such that GATE1, GATE2 and GATE2B go low. |
| 3 | $\mathrm{V}_{5 \text { REF }}$ | 5.0 V reference output lead. Capable of 20 mA nominal output. If this lead falls to 4.5 V , a fault is initiated such that GATE1, GATE2 and GATE2B go low. |
| 4 | OAM | Auxiliary error amplifier minus input. This lead is compared to 1.2 V nominal on the auxiliary error amp plus lead and represents the $\mathrm{V}_{\mathrm{SS}}$ voltage divided by ten. |
| 5 | OAOUT | Auxiliary error amplifier output lead. Source current $300 \mu \mathrm{~A}$ max. |
| 6 | OUVDELAY | Output undervoltage timing capacitor lead. If the controlled output voltages of either the main or the auxiliary supply are such that either $\mathrm{V}_{\mathrm{FB} 1}$ or $\mathrm{V}_{\mathrm{FB} 2}$ is greater that 4.1 V nominal, then capacitor from OUVDELAY to ground will begin charging. If the over voltage duration is such that the OUVDELAY voltage exceeds 5.0 V , then a fault will be initiated such that GATE1, GATE2 and GATE2B will go low. |
| 7 | ILIM1 | Pulse by pulse over current protection lead for the auxiliary PWM. A voltage exceeding 1.2 V nominal on ILIM1 will cause GATE1 to go low. A voltage exceeding 1.4 V nominal on $\mathrm{L}_{\text {LIM1 }}$ will cause GATE1 to go low for at least two clock cycles. |
| 8 | RAMP1 | Current Ramp Input Lead for the Auxiliary PWM. A voltage which is linear with respect to current in the primary side of the auxiliary transformer is usually represented on this lead. A voltage exceeding $\mathrm{V}_{\mathrm{FB} 1}-0.13$ on RAMP1 will cause GATE1 to go low. |
| 9 | $\mathrm{V}_{\text {FB1 }}$ | Voltage Feedback Lead for the Auxiliary PWM. A voltage which represents the auxiliary power supply output voltage is fed to this lead. A voltage less than RAMP1+0.13 on $\mathrm{V}_{\mathrm{FB} 1}$ will cause GATE1 to go low. |
| 10 | $\mathrm{V}_{S S}$ | $\mathrm{V}_{S S}$ power/feedback input lead. See $\mathrm{V}_{\mathrm{CC}}$ for description of power operation. In addition, this lead is fed to a divide by ten resistor divider and compared to 1.2 V nominal at the positive side of the error amplifier. |
| 11 | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ power input lead. This input runs off a Zener referenced supply until $\mathrm{V}_{S S}>\mathrm{V}_{\mathrm{CC}}$. Then an internal diode which runs between $\mathrm{V}_{\mathrm{SS}}$ and $\mathrm{V}_{\mathrm{CC}}$ turns on and all main power is derived from $\mathrm{V}_{\mathrm{Ss}}$. |
| 12 | GATE1 | Auxiliary PWM gate drive lead. This output normally drives the FET which drives the auxiliary transformer. |
| 13 | GND | Ground lead. |
| 14 | GATE2 | Synchronous PWM gate drive lead. This output normally drives the FET which drives the main transformer. |
| 15 | GATE2B | Synchronous PWM gate drive lead. This output normally drives the FET for the gate drive transformer used for synchronous rectification. |
| 16 | $\mathrm{V}_{\text {FB2 }}$ | Voltage feedback lead for the synchronous PWM. A voltage which represents the main power supply output voltage is fed to this lead. A voltage less than RAMP2 +0.13 on $\mathrm{V}_{\mathrm{FB} 2}$ will cause GATE2 to go low and GATE2B to go high. |
| 17 | RAMP2 | Current ramp input lead for the synchronous PWM. A voltage which is linear with respect to current in the primary side of the main transformer is usually represented on this lead. A voltage exceeding $\mathrm{V}_{\mathrm{FB} 2}-0.13$ on RAMP2 will cause GATE2 to go low and GATE2B to go high. |
| 18 | ILIM2 | Pulse by pulse over current protection lead for the synchronous PWM. A voltage exceeding 1.2 V nominal on ILM2 will cause GATE2 to go low and GATE2B to go high. A voltage exceeding 1.4 V nominal on ILIM2 will cause GATE2 to go low and GATE2B to go high for at least two clock cycles. |
| 19 | DLYSET | GATE2, GATE2B non-overlap time adjustment lead. A $27 \mathrm{k} \Omega$ resistor from DLYSET to ground sets the non-overlap time to 45 ns nominal. |

CS5106

| PACKAGE PIN \# |  |  |
| :---: | :---: | :---: |
| SSOP-24 | PIN SYMBOL | FUNCTION |
| 20 | FADJ | Frequency adjustment lead. A $27 \mathrm{k} \Omega$ resistor from FADJ to ground sets the clock frequency to 512 kHz nominal. |
| 21 | SYNCOUT | Clock output lead. This is a $50 \%$ duty cycle, 1.0 V to 5.0 V pulse whose rising edge is in phase with GATE1. This signal can be used to synchronize other power supplies. |
| 22 | SYNG ${ }_{\text {IN }}$ | Clock synchronization lead. The internal clock frequency can be adjusted $+10 \%,-15 \%$ by the onset of positive edges of an external clock occurring on the $\mathrm{SYNG}_{\mathrm{IN}_{\mathrm{N}}}$ lead. If the external clock frequency is outside the internal clock frequency by $+25 \%,-35 \%$ the external clock is ignored and the internal clock free runs. |
| 23 | PROGRAM | ENABLE programming input. See ENABLE for programming states. PROGRAM has at least $20 \mu \mathrm{~A}$ min. of available source current. |
| 24 | ENABLE | PWM enable input. If PROGRAM is HIGH then a LOW on ENABLE will allow GATE1, GATE2 and GATE2B to switch. If PROGRAM is LOW then a HIGH on ENABLE will allow GATE1, GATE2 and GATE2B to switch. If ENABLE is left floating, it will pull up to a HIGH level. ENABLE has at least $100 \mu \mathrm{~A}(\mathrm{~min})$ of available source current. |



Figure 2. Block Diagram

## THEORY OF APPLICATION

## THEORY OF OPERATION

## Powering the IC

The IC has one supply, $\mathrm{V}_{\mathrm{CC}}$, and one Ground lead. If $\mathrm{V}_{\mathrm{SS}}$ is used for a bootstrapped supply the diode between $\mathrm{V}_{\mathrm{SS}}$ and $\mathrm{V}_{\mathrm{CC}}$ is forward biased, and the IC will derive its power from $\mathrm{V}_{\mathrm{SS}}$. The internal logic monitors the supply voltage, $\mathrm{V}_{\mathrm{CC}}$. During abnormal operating conditions, all GATE drivers are held in a low state. The CS5106 requires 1.5 mA nominal of startup current.

## Startup

Assume the part is enabled and there are no over voltage or under voltage faults present. Also, assume that all auxiliary and main regulated output voltages start at 0 V . An 8.0 V , Zener referenced supply is typically applied to $\mathrm{V}_{\mathrm{CC}}$. When $\mathrm{V}_{\mathrm{CC}}$ exceeds 7.5 V , the 5.0 V reference is enabled and the OSC begins switching. If the $V_{5 R E F}$ lead is not excessively loaded such that $\mathrm{V}_{5 \mathrm{REF}}<4.5 \mathrm{~V}$ nominal, ' $\mathrm{V}_{\text {REF }} \mathrm{OK'} \mathrm{goes} \mathrm{'high'} \mathrm{and} \mathrm{'RUN1'} \mathrm{will} \mathrm{go} \mathrm{'high'}$, GATE1 from its low state. After GATE1 is released, it begins switching according to conditions set by the auxiliary control loop and the auxiliary supply, $\mathrm{V}_{\mathrm{SS}}$ begins to rise When $\mathrm{V}_{\mathrm{SS}}>\mathrm{V}_{\mathrm{CC}}+\mathrm{V}(\mathrm{D} 1)$, P1 turns on and 'RUN2' goes 'high', releasing GATE2 and GATE2B from their low state. GATE2 and GATE2B begin switching according to conditions set by the main control loop and the main regulated output begins to rise. See startup waveforms in Figure 3.

## Soft Start

Soft Start for the auxiliary power supply is accomplished by placing a capacitor between OAOUT and Ground. The error amplifier has $200 \mu \mathrm{~A}$ of nominal of source current and is ideal for setting up a Soft Start condition for the auxiliary regulator. Care should be taken to make sure that the Soft Start timing requirements are not in conflict with any transient load requirements for the auxiliary supply as large capacitors on OAOUT will slow down the loop response. Also, the Soft Start capacitor must be chosen such that during start or restart, both outputs will come into regulation before the OUVDELAY timer trips. Soft Start for the main supply is accomplished by charging Soft Start capacitor C6 through D5 and R7 at start up. After the main supply has come into regulation C6 continues to charge and is disconnected from the feedback loop by D8.


Figure 3. Startup Waveforms

## Voltage and Current Ramp PWM Comparator Inputs ( $\mathrm{V}_{\mathrm{FB} 1,2}$ and RAMP1,2 leads)

C10 and C11 are the PWM comparators for the auxiliary and main supplies. The feedback voltage $\left(\mathrm{V}_{\mathrm{FB}}\right)$ is divided by three and compared with a linear, voltage representation of the current in the primary side of the transformer (RAMP). When the output of the feedback comparator goes 'high', a reset signal is sent to the PWM flip-flop and the GATE driver is driven 'low'. A 130 mV offset on the RAMP leads allows the drivers to go to $0 \%$ duty cycle in the presence of light loads.

## Feedback Voltage for GATE1 Driver ( $\mathrm{V}_{\mathrm{FB} 1}$ )

Typically the output of the auxiliary error amplifier (A1) is tied to $\mathrm{V}_{\mathrm{FB} 1}$. The $\mathrm{V}_{\mathrm{SS}}$ output is programmed to 12 V by a $10: 1$ resistive divider on the negative input of the error amplifier and a fixed 1.2 V reference on the positive input of the error amplifier.

## Pulse by Pulse Over Current Protection and Hiccup Mode (LIM1,2 leads)

C12 and C13 are the pulse by pulse current limit comparators for the auxiliary and main supplies. When the current in the primary side of the transformer increases such that the voltage across the current sense resistor exceeds 1.2 V nominal, the output of the current limit comparator goes
'high' and a reset signal is sent to the PWM flip-flop and the GATE driver is driven 'low'.

C16 and C17 are the second threshold, pulse by pulse current limit comparators for the auxiliary and main supplies. If the current in the primary side of the transformer increases so quickly that the current sense voltage is not limited by C12 or C13 and the voltage across the current sense resistor exceeds 1.4 V , the second threshold comparator will trip a delay circuit and force the GATE driver stage to go low and stay low for the next two clock cycles.

## Undervoltage and Overvoltage Thresholds

C 5 and C 8 are the undervoltage and overvoltage detection comparators. Typically, these inputs are tied across the middle resistor in a three resistor divider with the top resistor to $\mathrm{V}_{\text {IN }}$ and bottom resistor to Ground. The under voltage comparator has 200 mV of built in hysteresis with respect to a direct input on the UVSD lead. The under voltage comparator has its positive input referenced to 5.0 V while the over voltage comparator has its negative input referenced to 5.0 V . The output of both comparators are ORed at (G4) with the over current and enable inputs. The output of G4 feeds the input to the fault latch (F2).

## PROGRAM and ENABLE Leads

The PROGRAM lead controls the polarity of the ENABLE lead. If the PROGRAM lead is 'high' or floating, the GATE outputs will go low if the ENABLE input is tied 'high' or floating. If the PROGRAM lead is tied low, the GATE outputs will go low if the ENABLE input is tied 'low'. If the part is then enabled after switching the outputs low, the part will restart according to the procedure outlined in the "Startup" section.

## FAULT Logic

If a $\mathrm{V}_{\text {REF }}$, UVSD or OVSD fault occurs at any time, G4 resets the fault latch (F2). RUN1 goes low and all gate drivers cease switching and return to their 'low' state. When RUN1 goes low, the output of the auxiliary op-amp (A1) discharges the Soft Start capacitor and holds it low while RUN1 is low. If the fault condition is removed before the OUVDELAY timer is tripped, the IC will restart the power supplies when $\mathrm{V}_{\mathrm{SS}}<1.4 \mathrm{~V}$. If the OUVDELAY timer trips, the power supply must be restarted as explained in the following section.

## Output Undervoltage Delay Timer for the Main and Auxiliary Regulated Outputs

C7 and C4 are the output under voltage monitor comparators for the auxiliary and main supplies. If a regulated output drops such that its associated $\mathrm{V}_{\mathrm{FB}}$ voltage exceeds 4.1 V , the output undervoltage monitor comparator goes 'high' and the OUVDELAY capacitor begins charging from 0 V . A timing relation is set up by a $10 \mu \mathrm{~A}$ nominal current source, the OUVDELAY capacitor and a 5.0 V fault threshold at the input of C2 (see Figure 4). If any regulated output drops and stays low for the entire charge time of the OUVDELAY capacitor, a fault is triggered and all GATE drivers will go into a low state.

Once this fault is triggered, the IC will restart the power supplies only if the OUVDELAY fault is reset and ENABLE or UVSD is toggled while $\mathrm{V}_{\mathrm{SS}}<1.4 \mathrm{~V}$. To reset the OUVDELAY fault, both the $\mathrm{V}_{\mathrm{FB}}$ inputs must be less than 4.1 V. In the application circuit shown, $\mathrm{V}_{\mathrm{FB} 1}$ is brought low by OAOUT when RUN1 stops the oscillators. $\mathrm{V}_{\mathrm{FB} 2}$ is brought low when $\mathrm{V}_{\mathrm{AUXP}}$ bleeds down and the $\mathrm{V}_{\mathrm{FB}}$ 2 opto-isolator is no longer powered.


Figure 4. OUVDELAY Time vs. OUVDELAY Capacitance

## FADJ and DLYSET Leads

Amplifier A2 and transistor N3 create a current source follower whose output is FADJ. An external resistor from FADJ to ground completes the loop. The voltage across the resistor is set by a buffered, trimmed, precision reference. In this fashion, an accurate current is created which is used to charge and discharge an internal capacitor thereby creating an oscillator with a tight frequency tolerance. For FADJ resistor value selection, see Figure 5. Transistor N2 is in parallel with N3 and is used to created an independent current across the resistor from DLYSET to ground. This current is used to program the GATE non-overlap delay blocks in the main PWM drivers. For DLYSET resistor value selection, see Figure 6.


Figure 5. SYNC Out Frequency vs. FADJ Resistors


Figure 6. GATE Non-Overlap Time vs. DLYSET Resistance

## Oscillator

The oscillator generates two clock signals which are 180 degrees out of phase with respect to time. One clock signal feeds the main driver and the other feeds the auxiliary driver. Because the drivers are never turned on at the same time, ground noise and supply noise is minimized. The clock signals are actually 100 ns pulse spikes. These spikes create a narrow driver turn-on window. This narrow window prevents the driver from spurious turn on in the middle of a clock cycle. The oscillator can be synchronized by an external clock (slave) or drive the clocks of other controllers (master). See Figure 7 for the relationship between SYNC, CLK, and GATE waveforms.


Figure 7. SYNC, GATE and CLOCK Waveforms

## SYNC $_{\text {IN }}$ and SYNC OUT Leads

Multiple supplies can be synchronized to one supply by using the SYNC leads. The SYNC ${ }_{\text {IN }}$ and SYNC OUT pulses are always 180 degrees out of phase. The $\mathrm{SYNC}_{\text {IN }}$ input is always in phase with the clock signal for the main driver and the SYNCOUT output is always in phase with the clock signal for the auxiliary driver. If the IC is being used as a slave, the incoming frequency must be within $+10 \%,-20 \%$ of the programmed frequency set by its own FADJ resistor. If the frequency on the $S Y N C_{\text {IN }}$ lead is outside the internal frequency by $+25 \%,-35 \%$, the $\mathrm{SYNC}_{\text {IN }}$ input will be ignored. If the SYNC signal stops while the power supplies
are in synchronized operation, the synchronized supplies will stop and restart free running. If the $\mathrm{SYNC}_{\text {IN }}$ signal drifts out of frequency specification while the power supplies are in synchronized operation, the synchronized supplies will begin to free run without restarting.

## Slope Compensation

DC-DC converters with current mode control require slope compensation to avoid instability at duty cycles greater than $50 \%$. A slope is added to the current sense waveform (or subtracted from the voltage waveform) that is equal to a percentage ( $75 \%$ typical) of the down slope of the inductor current. In the application diagram shown, the bootstrap (flyback) transformer inductance can be chosen so that the duty cycle never exceeds $50 \%$ and therefore does not require slope compensation. The buck indicator in the forward converter would typically be chosen to work in continuous conduction mode with a maximum duty cycle of $50-60 \%$ and would require slope compensation. Slope compensation is accomplished as follows: R9 and C9 form a ramp waveform rising each time GATE 2 turns on. C9 is discharged through D3 to the same level each cycle regardless of duty cycle. R10 and R11 are chosen to control the amount of slope compensation. C10 provides filtering for noise and turn-on spikes. To calculate the required slope compensation, calculate the buck indicator down current and the corresponding voltage slope at the current sense resistor-R12.

The buck inductor down slope is:

$$
\text { Inductor_Slope }=\frac{\mathrm{V}_{\mathrm{OUT}}+\mathrm{V}_{\mathrm{Q}} 5}{\mathrm{~L} 1(\mu \mathrm{H})}\left(\frac{\mathrm{A}}{\mu \mathrm{~S}}\right)
$$

The equivalent down slope at the current sense resistor for this application circuit is:
Slope @ R12 $=$ Inductor_Slope $\times \frac{\mathrm{NST} 2}{\mathrm{NPT} 2} \times \frac{\mathrm{NPT3}}{\mathrm{NST3}} \times \mathrm{R} 12\left(\frac{\mathrm{~V}}{\mu \mathrm{~S}}\right)$
After choosing R9 and C9 to generate a ramp with a time constant of about 5 times the oscillator period, R10 and R11 can be chosen for the voltage at RAMP2 to be 1.75 of the voltage across R12.

## Synchronous Rectification

Synchronous rectification was chosen to reduce losses in the forward converter. Improvements in efficiency will be most significant in low voltage, medium and high current converters where improvement in conduction loss offsets any added losses for gate drive.

In the application circuit Q4 is turned on and off by the forward transformer. Q5 is turned on and off through pulse transformer T4 and the gate driver formed by Q6 and Q7. Because Q4 and Q5 are driven through different types of components, differences in propagation delay must be considered. The DLYSET resistor should be chosen to avoid shoot-through or excessive off time.

## Gate Drive Capability

All GATE drive outputs have nominal peak currents of 0.5 A. See Figures 8 and 9 for typical rise and fall times.


Figure 8. Typical GATE2, 2B Switching Times


Figure 9. Typical GATE1 Switching Times

## Design Considerations

The circuit board should utilize high frequency layout techniques to avoid pulse width jitter and false triggering of high impedance inputs. Ground plane(s) should be employed. Signal grounds and power grounds should be run separately. Portions of the circuit with high slew rates or current pulses should be segregated from sensitive areas. Shields and decoupling capacitors should be used as required.

Special care should be taken to prevent coupling between the SYNC leads and the surrounding leads. Depending on the circuit board layout and component values, decoupling capacitors or reduction in resistor values might be required to reduce noise pick-up on the FADJ and DLYSET resistors. Decoupling capacitors or active pull-up/down might be required to prevent false triggering of the ENABLE and PROGRAM leads.

## PACKAGE DIMENSIONS

SSOP-24<br>SW SUFFIX<br>CASE 940D-03<br>ISSUE D



NOTES

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982
2. CONTROLLING DIMENSION: MILLIMETER
3. DIMENSION A DOES NOT INCLUDE MOLD

FLASH, PROTRUSIONS OR GATE BURRS. MOLD
FLASH OR GATE BURRS SHALL NOT EXCEED
0.15 (0.006) PER SIDE.
4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. NTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.15 (0.006) PER SIDE
5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION/INTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE $0.13(0.005)$ TOTAL IN EXCESS OF K DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR INTRUSIO SHALL NOT REDUCE DIMENSION K BY MORE
SHALL NOT REDUCE DIMENSION K BY
THAN 0.07 (0.002) AT LEAST MATERIAL
THAN 0.07 (0.002) AT LEAST MATERIAL
CONDITION.
6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
7. DIMENSION A AND B ARE TO BE

DETERMINED AT DATUM PLANE -W-

| DIM | MILLIMETERS |  | INCHES |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |
| A | 8.07 | 8.33 | 0.317 | 0.328 |
| B | 5.20 | 5.38 | 0.205 | 0.212 |
| C | 1.73 | 1.99 | 0.068 | 0.078 |
| D | 0.05 | 0.21 | 0.002 | 0.008 |
| F | 0.63 | 0.95 | 0.024 | 0.037 |
| G | 0.65 BSC |  | 0.026 BSC |  |
| H | 0.44 | 0.60 | 0.017 | 0.024 |
| J | 0.09 | 0.20 | 0.003 | 0.008 |
| J1 | 0.09 | 0.16 | 0.003 | 0.006 |
| K | 0.25 | 0.38 | 0.010 | 0.015 |
| K1 | 0.25 | 0.33 | 0.010 | 0.013 |
| L | 7.65 | 7.90 | 0.301 | 0.311 |
| M | $0 \circ$ | $8{ }^{\circ}$ | $0 \circ$ | $8^{\circ}$ |

PACKAGE THERMAL DATA

| Parameter |  | SSOP-24 | Unit |
| :--- | :---: | :---: | :---: |
| $R_{\text {OJC }}$ | Typical | 23 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $R_{\text {OJA }}$ | Typical | 117 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

## PUBLICATION ORDERING INFORMATION

## NORTH AMERICA Literature Fulfillment:

Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: ONlit@hibbertco.com
Fax Response Line: 303-675-2167 or 800-344-3810 Toll Free USA/Canada
N. American Technical Support: 800-282-9855 Toll Free USA/Canada

EUROPE: LDC for ON Semiconductor - European Support
German Phone: (+1) 303-308-7140 (Mon-Fri 2:30pm to 7:00pm CET) Email: ONlit-german@hibbertco.com
French Phone: (+1) 303-308-7141 (Mon-Fri 2:00pm to 7:00pm CET) Email: ONlit-french@hibbertco.com
English Phone: (+1) 303-308-7142 (Mon-Fri 12:00pm to 5:00pm GMT) Email: ONlit@hibbertco.com

EUROPEAN TOLL-FREE ACCESS*: 00-800-4422-3781
*Available from Germany, France, Italy, UK, Ireland

## CENTRAL/SOUTH AMERICA:

Spanish Phone: 303-308-7143 (Mon-Fri 8:00am to 5:00pm MST) Email: ONlit-spanish@hibbertco.com
Toll-Free from Mexico: Dial 01-800-288-2872 for Access then Dial 866-297-9322

ASIA/PACIFIC: LDC for ON Semiconductor - Asia Support
Phone: 1-303-675-2121 (Tue-Fri 9:00am to 1:00pm, Hong Kong Time) Toll Free from Hong Kong \& Singapore: 001-800-4422-3781
Email: ONlit-asia@hibbertco.com
JAPAN: ON Semiconductor, Japan Customer Focus Center
4-32-1 Nishi-Gotanda, Shinagawa-ku, Tokyo, Japan 141-0031
Phone: 81-3-5740-2700
Email: r14525@onsemi.com
ON Semiconductor Website: http://onsemi.com
For additional information, please contact your local Sales Representative.

