

## SN8A2617 SIO INTERFACE MASK TYPE MCU

**USER'S MANUAL** 

Version 1.1

**SONIX 8-Bit Micro-Controller** 

SONIX reserves the right to make change without further notice to any products herein to improve reliability, function or design. SONIX does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. SONIX products are not designed, intended, or authorized for us as components in systems intended, for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SONIX product could create a situation where personal injury or death may occur. Should Buyer purchase or use SONIX products for any such unintended or unauthorized application. Buyer shall indemnify and hold SONIX and its officers, employees, subsidiaries, affiliates and distributors harmless against all claims, cost, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use even if such claim alleges that SONIX was negligent regarding the design or manufacture of the part.



## AMENDENT HISTORY

Version	Date	Description
VER 1.0	May. 2006	First issue
VER 1.1	Sep. 2006	Modify LVD to two steps. LVD 2.0 and LVD 2.4V and controlled by code option.
		LVD_L: LVD 2.0V, LVD_H: LVD 2.4V.



## **Table of Content**

AMI	ENDENT HISTORY	2
1	PRODUCT OVERVIEW	7
1.1	FEATURES	7
1.2	SYSTEM BLOCK DIAGRAM	8
1.3	PIN ASSIGNMENT	9
1.4	PIN DESCRIPTIONS	10
1.5	PIN CIRCUIT DIAGRAMS	11
2	CENTRAL PROCESSOR UNIT (CPU)	12
_		
2.1	MEMORY MAP	
	1.1 PROGRAM MEMORY (ROM)	
	2.1.1.1 RESET VECTOR (0000H)	
	2.1.1.2 INTERRUPT VECTOR (0008H)	
	2.1.1.4 JUMP TABLE DESCRIPTION	
	2.1.1.5 CHECKSUM CALCULATION	
	1.2 CODE OPTION TABLE	
	1.3 DATA MEMORY (RAM)	
	1.4 SYSTEM REGISTER	
	2.1.4.1 SYSTEM REGISTER TABLE	
	2.1.4.2 SYSTEM REGISTER DESCRIPTION	
	2.1.4.3 BIT DEFINITION of SYSTEM REGISTER	
	2.1.4.4 ACCUMULATOR	
	2.1.4.5 PROGRAM FLAG	25
	2.1.4.6 PROGRAM COUNTER	26
	2.1.4.7 H, L REGISTERS	29
	2.1.4.8 Y, Z REGISTERS	
	2.1.4.9 R REGISTERS	31
2.2	ADDRESSING MODE	32
2.2	2.1 IMMEDIATE ADDRESSING MODE	
2.2	2.2 DIRECTLY ADDRESSING MODE	
2.2	2.3 INDIRECTLY ADDRESSING MODE	



2.3	ST	ACK OPERATION	33
2.	3.1	OVERVIEW	
2.3.2		STACK REGISTERS	
2.	3.3	STACK OPERATION EXAMPLE	35
3	RF	ESET	36
3.1	VO.	/ERVIEW	36
3.2	PC	OWER ON RESET	37
3.3	W	ATCHDOG RESET	37
3.4	BR	ROWN OUT RESET	38
3.	4.1	BROWN OUT DESCRIPTION	38
3.	4.2	THE SYSTEM OPERATING VOLTAGE DECSRIPTION	39
3.	4.3	BROWN OUT RESET IMPROVEMENT	
3.5	EX	TTERNAL RESET	41
3.6	EX	TTERNAL RESET CIRCUIT	41
3.	6.1	Simply RC Reset Circuit	
3.	6.2	Diode & RC Reset Circuit	
3.	6.3	Zener Diode Reset Circuit	
3.	6.4	Voltage Bias Reset Circuit	
3.	6.5	External Reset IC	44
4			
4	SY	STEM OPERATION MODE	45
4.1	O	/ERVIEW	45
4.2	SY	STEM MODE SWITCHING	45
4.3	W	AKEUP	46
4.	3.1	OVERVIEW	
4.	3.2	WAKEUP TIME	
4.	3.3	P1W WAKEUP CONTROL REGISTER	47
5	IN	TERRUPT	48
5.1	Ω.	/ERVIEW	ΛQ
5.2		TEN INTERRUPT ENABLE REGISTER	
5.3		TRQ INTERRUPT REQUEST REGISTER	
5.4		E GLOBAL INTERRUPT OPERATION	
- • •			



5.5	PUSH, POP ROUTINE	52
5.6	INT0 (P0.0) INTERRUPT OPERATION	53
5.7	INT1 (P0.1) INTERRUPT OPERATION	54
5.8	INT2 (P0.2) INTERRUPT OPERATION	55
5.9	T0 INTERRUPT OPERATION	56
5.10	TC0 INTERRUPT OPERATION	57
5.11	SIO INTERRUPT OPERATION	58
5.12	MULTI-INTERRUPT OPERATION	59
6	I/O PORT	(1
J	I/O POR1	01
6.1	I/O PORT MODE	61
6.2	I/O PULL UP REGISTER	62
6.3	I/O PORT DATA REGISTER	
6.4	I/O OPEN-DRAIN REGISTER	64
	TIMERS	65
7.1	WATCHDOG TIMER	65
7.2	TIMER 0 (T0)	
7.2	2.1 OVERVIEW	67
7.2	2.2 TOM MODE REGISTER	67
7.2	2.3 TOC COUNTING REGISTER	68
7.2	2.4 TO TIMER OPERATION SEQUENCE	69
7.3	TIMER/COUNTER 0 (TC0)	70
7.3	3.1 OVERVIEW	70
7.3	3.2 TCOM MODE REGISTER	
7.3	3.3 TCOC COUNTING REGISTER	
7.3	3.4 TC0 TIMER OPERATION SEQUENCE	
Q		
U	SERIAL INPUT/OUTPUT TRANSCEIVER (SIO)	74
8.1	OVERVIEW	74
8.2	SIOM MODE REGISTER	
8.3	SIOB DATA BUFFER	77
8.4	SIOR REGISTER DESCRIPTION	77



9	INSTRUCTION TABLE	80
1(	ELECTRICAL CHARACTERISTIC	81
10.1	ABSOLUTE MAXIMUM RATING	81
10.2	STANDARD ELECTRICAL CHARACTERISTIC	81
11	DEVELOPMENT TOOL	82
12	PACKAGE INFORMATION	83
12.1	QFP 44 PIN	83



## 1 PRODUCT OVERVIEW

## 1.1 FEATURES

♦ Memory configuration

ROM size: 4K \* 16 bits. (MAKS ROM)

RAM size: 256 \* 8 bits.

- 8 levels stack buffer.
- ◆ Fcpu: Fhosc/1, Fhosc/2, Fhosc/4 controlled by code option.
- ♦ I/O pin configuration

Bi-directional: P0, P1, P2, P4, P5 Programmable open-drain: P5.2 Wakeup: P0, P1 level change Pull-up resisters: P0, P1, P2, P4, P5 External interrupt: P0.0, P0.1, P0.2

Powerful instructions
 One clocks per instruction cycle (1T)

Instruction's length is one word.

Most of instructions are one cycle only.

All ROM area JMP instruction.

All ROM area lookup table function (MOVC)

• 6 interrupt sources

Three internal interrupts: T0, TC0, SIO Three external interrupts: INT0, INT1, INT2

- ♦ Two 8-bit timer counters. (T0, TC0).
- On chip watchdog timer and clock source is Internal low clock RC type (16KHz @3V, 32KHz @5V).
- SIO function.
- One system clocks

External high clock: RC type up to 10 MHz External high clock: Crystal type up to 16 MHz


Two operating modes

Normal mode: Both high and low clock active Sleep mode: Both high and low clock stop

Package (Chip form support)
 QFP 44 pin




## 1.2 SYSTEM BLOCK DIAGRAM





## 1.3 PIN ASSIGNMENT

**SN8P2707AQ (QFP44)** 






## 1.4 PIN DESCRIPTIONS

PIN NAME	TYPE	DESCRIPTION	
VDD, VSS	Р	Power supply input pins for digital circuit.	
RST	I, P	RST is system external reset input pin.	
	Ι, Γ	Schmitt trigger structure, active "low", normal stay to "high".	
XIN	I	XIN: Oscillator input pin.	
XOUT/Fcpu	0	XOUT: Oscillator output pin.	
2001/1 сра		Fpcu: System clock output pin as RC mode.	
		P0.0: Port 0 bi-direction pin.	
		Schmitt trigger structure and built-in pull-up resisters as input mode.	
P0.0/INT0	I/O	Built wakeup function.	
		INT0: External interrupt input pin.	
		TC0 event counter input pin.	
		P0[2:1]: Port 0 bi-direction pin.	
P0[2:1]/INT[2:1]	I/O	Schmitt trigger structure and built-in pull-up resisters as input mode.	
	•	Built wakeup function.	
		INT[2:1]: External interrupt input pin.	
5000	I/O	P0.3, P0.4: Port 0 bi-direction pin.	
P0[4:3]		Schmitt trigger structure and built-in pull-up resisters as input mode.	
		Built wakeup function.	
D.417.01	1/0	P1: Port 1 bi-direction pin.	
P1[7:0]	I/O	Schmitt trigger structure and built-in pull-up resisters as input mode.	
		Built wakeup function controlled by P1W register.	
P2[7:0] I/O		P2: Port 2 bi-direction pin.	
		Schmitt trigger structure and built-in pull-up resisters as input mode.	
P4[7:0]	I/O	P4: Port 4 bi-direction pin.	
		Schmitt trigger structure and built-in pull-up resisters as input mode.	
DE OCCIV	1/0	P5.0: Port 5.0 bi-direction pin.	
P5.0/SCK	I/O	Schmitt trigger structure and built-in pull-up resisters as input mode.	
		SIO: SIO clock pin.	
DE 4/01	1/0	P5.1: Port 5.1 bi-direction pin.	
P5.1/SI	I/O	Schmitt trigger structure and built-in pull-up resisters as input mode.	
		SI: SIO data input pin.	
P5.2/SO	I/O	P5.2: Port 5.1 bi-direction pin.	
P5.2/SU		Schmitt trigger structure and built-in pull-up resisters as input mode.	
		SO: SIO data output pin. Programmable open-drain type controlled by P1OC register.	
P5[7:3]	I/O	P5: Port 5 bi-direction pin.	
		Schmitt trigger structure and built-in pull-up resisters as input mode.	




## 1.5 PIN CIRCUIT DIAGRAMS

## Port P5.2 structure:



## Port 0, 1, 2, 4, 5 structure:





# 2 CENTRAL PROCESSOR UNIT (CPU)

## 2.1 MEMORY MAP

## 2.1.1 PROGRAM MEMORY (ROM)

## 4K words ROM

	T C III	
0000H	Reset vector	User reset vector Jump to user start address
0001H		•
	General purpose area	
0007H		
H8000	Interrupt vector	User interrupt vector
0009H		User program
000FH		
0010H		
0011H	General purpose area	
-	Concrar purpose area	
•		
•		
FFBH		End of user program
FFCH		
FFDH	Reserved	
FFEH FFFH		
11111		

**ROM** 



## 2.1.1.1 RESET VECTOR (0000H)

A one-word vector address area is used to execute system reset.

- Power On Reset (NT0=1, NPD=0).
- Watchdog Reset (NT0=0, NPD=0).
- External Reset (NT0=1, NPD=1).

After power on reset, external reset or watchdog timer overflow reset, then the chip will restart the program from address 0000h and all system registers will be set as default values. It is easy to know reset status from NT0, NPD flags of PFLAG register. The following example shows the way to define the reset vector in the program memory.

Example: Defining Reset Vector

ORG 0 ; 0000H

JMP START ; Jump to user program address.

. . .

ORG 10H

**START:** ; 0010H, The head of user program.

... ; User program

...

ENDP ; End of program



## 2.1.1.2 **INTERRUPT VECTOR (0008H)**

A 1-word vector address area is used to execute interrupt request. If any interrupt service executes, the program counter (PC) value is stored in stack buffer and jump to 0008h of program memory to execute the vectored interrupt. Users have to define the interrupt vector. The following example shows the way to define the interrupt vector in the program memory.

Note: "PUSH", "POP" instructions save and load ACC/PFLAG without (NT0, NPD). PUSH/POP buffer is a unique buffer and only one level.

Example: Defining Interrupt Vector. The interrupt service routine is following ORG 8.

.CODE

ORG 0 ; 0000H

JMP START ; Jump to user program address.

. . .

ORG 8 ; Interrupt vector.

PUSH ; Save ACC and PFLAG register to buffers.

• • •

POP ; Load ACC and PFLAG register from buffers.

**RETI** ; End of interrupt service routine

• • •

START: ; The head of user program.

.. ; User program

JMP START ; End of user program

- - -

ENDP ; End of program



Example: Defining Interrupt Vector. The interrupt service routine is following user program.

.CODE

ORG 0 ; 0000H

JMP START ; Jump to user program address.

ORG 8 ; Interrupt vector.

JMP MY\_IRQ ; 0008H, Jump to interrupt service routine address.

ORG 10H

START: ; 0010H, The head of user program.

; User program.

• • •

JMP START ; End of user program.

MY\_IRQ: ;The head of interrupt service routine.

PUSH ; Save ACC and PFLAG register to buffers.

...

POP ; Load ACC and PFLAG register from buffers.

RETI ; End of interrupt service routine.

...

ENDP ; End of program.

- \* Note: It is easy to understand the rules of SONIX program from demo programs given above. These points are as following:
  - 1. The address 0000H is a "JMP" instruction to make the program starts from the beginning.
  - 2. The address 0008H is interrupt vector.
  - 3. User's program is a loop routine for main purpose application.



## 2.1.1.3 LOOK-UP TABLE DESCRIPTION

In the ROM's data lookup function, Y register is pointed to middle byte address (bit 8~bit 15) and Z register is pointed to low byte address (bit 0~bit 7) of ROM. After MOVC instruction executed, the low-byte data will be stored in ACC and high-byte data stored in R register.

> Example: To look up the ROM data located "TABLE1".

B0MOV	Y, #TABLE1\$M	; To set lookup table1's middle address
B0MOV	Z, #TABLE1\$L	; To set lookup table1's low address.
MOVC		; To lookup data, R = 00H, ACC = 35H
		·

; Increment the index address for next address. INCMS Z ; Z+1 JMP @F ; Z is not overflow.

INCMS Y ; Z overflow (FFH  $\rightarrow$  00),  $\rightarrow$  Y=Y+1 NOP :

; ; @@: MOVC ; To lookup data, R = 51H, ACC = 05H.

TABLE1: ; To define a word (16 bits) data.

DW 5105H DW 2012H

Note: The Y register will not increase automatically when Z register crosses boundary from 0xFF to 0x00. Therefore, user must take care such situation to avoid loop-up table errors. If Z register overflows, Y register must be added one. The following INC\_YZ macro shows a simple method to process Y and Z registers automatically.

> Example: INC\_YZ macro.

INC\_YZ MACRO
INCMS Z ; Z+1

JMP @F ; Not overflow

INCMS Y : Y+1

NOP ; Not overflow

@@:

ENDM



## Example: Modify above example by "INC\_YZ" macro.

**B0MOV** Y, #TABLE1\$M ; To set lookup table1's middle address ; To set lookup table1's low address. **B0MOV** Z, #TABLE1\$L **MOVC** ; To lookup data, R = 00H, ACC = 35H

; Increment the index address for next address. INC\_YZ

MOVC ; To lookup data, R = 51H, ACC = 05H.

@@:

TABLE1: DW ; To define a word (16 bits) data. 0035H 5105H DW

> DW . . .

The other example of loop-up table is to add Y or Z index register by accumulator. Please be careful if "carry" happen.

## Example: Increase Y and Z register by B0ADD/ADD instruction.

2012H

**B0MOV** Y, #TABLE1\$M ; To set lookup table's middle address. **B0MOV** Z, #TABLE1\$L ; To set lookup table's low address.

**B0MOV** A, BUF ; Z = Z + BUF.**B0ADD** Z, A

**B0BTS1** FC ; Check the carry flag.

**JMP GETDATA** ; FC = 0**INCMS** Υ ; FC = 1. Y+1.

NOP **GETDATA**:

> **MOVC** ; To lookup data. If BUF = 0, data is 0x0035

> > ; If BUF = 1, data is 0x5105: If BUF = 2, data is 0x2012

TABLE1: 0035H ; To define a word (16 bits) data. DW

> DW 5105H DW 2012H

...



## 2.1.1.4 JUMP TABLE DESCRIPTION

The jump table operation is one of multi-address jumping function. Add low-byte program counter (PCL) and ACC value to get one new PCL. If PCL is overflow after PCL+ACC, PCH adds one automatically. The new program counter (PC) points to a series jump instructions as a listing table. It is easy to make a multi-jump program depends on the value of the accumulator (A).

Note: PCH only support PC up counting result and doesn't support PC down counting. When PCL is carry after PCL+ACC, PCH adds one automatically. If PCL borrow after PCL-ACC, PCH keeps value and not change.

Example: Jump table.

ORG	0X0100	; The jump table is from the head of the ROM boundary
B0ADD	PCL, A	; PCL = PCL + ACC, PCH + 1 when PCL overflow occurs.
JMP	A0POINT	; ACC = 0, jump to A0POINT
JMP	A1POINT	; ACC = 1, jump to A1POINT
JMP	A2POINT	; ACC = 2, jump to A2POINT
JMP	A3POINT	; ACC = 3, jump to A3POINT

SONIX provides a macro for safe jump table function. This macro will check the ROM boundary and move the jump table to the right position automatically. The side effect of this macro maybe wastes some ROM size.

Example: If "jump table" crosses over ROM boundary will cause errors.

```
@JMP_A MACRO VAL
IF (($+1)!& 0XFF00)!!= (($+(VAL))!& 0XFF00)
JMP ($|0XFF)
ORG ($|0XFF)
ENDIF
ADD PCL, A
ENDM
```

Note: "VAL" is the number of the jump table listing number.



## Example: "@JMP\_A" application in SONIX macro file called "MACRO3.H".

B0MOV	A, BUF0	; "BUF0" is from 0 to 4.
@JMP_A	5	; The number of the jump table listing is five.
JMP	A0POINT	; ACC = 0, jump to A0POINT
JMP	A1POINT	; ACC = 1, jump to A1POINT
JMP	A2POINT	; ACC = 2, jump to A2POINT
JMP	A3POINT	; ACC = 3, jump to A3POINT
JMP	A4POINT	; ACC = 4, jump to A4POINT

If the jump table position is across a ROM boundary (0x00FF~0x0100), the "@JMP\_A" macro will adjust the jump table routine begin from next RAM boundary (0x0100).

## Example: "@JMP\_A" operation.

## ; Before compiling program.

ROM address			
	B0MOV	A, BUF0	; "BUF0" is from 0 to 4.
	@JMP_A	5	; The number of the jump table listing is five.
0X00FD	JMP	A0POINT	; ACC = 0, jump to A0POINT
0X00FE	JMP	A1POINT	; ACC = 1, jump to A1POINT
0X00FF	JMP	A2POINT	; ACC = 2, jump to A2POINT
0X0100	JMP	A3POINT	; ACC = 3, jump to A3POINT
0X0101	JMP	A4POINT	; ACC = 4, jump to A4POINT

## ; After compiling program.

## **ROM** address

	B0MOV	A, BUF0	; "BUF0" is from 0 to 4.
	@JMP_A	5	; The number of the jump table listing is five.
0X0100	JMP	A0POINT	; ACC = 0, jump to A0POINT
0X0101	JMP	A1POINT	; ACC = 1, jump to A1POINT
0X0102	JMP	A2POINT	; ACC = 2, jump to A2POINT
0X0103	JMP	A3POINT	; ACC = 3, jump to A3POINT
0X0104	JMP	A4POINT	; ACC = 4, jump to A4POINT



## 2.1.1.5 CHECKSUM CALCULATION

The last ROM address are reserved area. User should avoid these addresses (last address) when calculate the Checksum value.

Example: The demo program shows how to calculated Checksum from 00H to the end of user's code.

@@:	MOV B0MOV MOV B0MOV CLR CLR	A,#END_USER_CODE\$L END_ADDR1, A A,#END_USER_CODE\$M END_ADDR2, A Y Z	; Save low end address to end_addr1 ; Save middle end address to end_addr2 ; Set Y to 00H ; Set Z to 00H
@@:	MOVC B0BSET ADD MOV ADC JMP	FC DATA1, A A, R DATA2, A END_CHECK	; Clear C flag ; Add A to Data1 ; Add R to Data2 ; Check if the YZ address = the end of code
AAA:	INCMS JMP JMP	Z @B Y_ADD_1	; Z=Z+1 ; If Z != 00H calculate to next address ; If Z = 00H increase Y
END_CHECK:	MOV CMPRS JMP MOV CMPRS JMP JMP	A, END_ADDR1 A, Z AAA A, END_ADDR2 A, Y AAA CHECKSUM_END	; Check if Z = low end address ; If Not jump to checksum calculate ; If Yes, check if Y = middle end address ; If Not jump to checksum calculate ; If Yes checksum calculated is done.
Y_ADD_1:	INCMS NOP	Υ	; Increase Y
CHECKSUM_END:	JMP	@B	; Jump to checksum calculate
END_USER_CODE:			; Label of program end



## 2.1.2 CODE OPTION TABLE

Code Option	Content	Function Description
High_Clk	RC	Low cost RC for external high clock oscillator and XOUT becomes to Fcpu frequency output pin.
TilgII_Cik	12M X'tal	High speed crystal /resonator (e.g. 12MHz) for external high clock oscillator.
	4M X'tal	Standard crystal /resonator (e.g. 4M) for external high clock oscillator.
	Always_On	Watchdog timer is always on enable even in power down mode.
Watch_Dog	Enable	Enable watchdog timer. Watchdog timer stops in power down mode.
	Disable	Disable Watchdog function.
	Fhosc/1	Instruction cycle is oscillator clock.
Fcpu	Fhosc/2	Instruction cycle is 2 oscillator clocks.
	Fhosc/4	Instruction cycle is 4 oscillator clocks.
LVD	LVD_L	LVD will reset chip if VDD id below 2.0V.
LVD	LVD_H	LVD will reset chip if VDD id below 2.4V.



## 2.1.3 DATA MEMORY (RAM)

### 256 X 8-bit RAM

	Address	RAM location	
	000h "		000h~07Fh of Bank 0 = To store general purpose data (128 bytes).
	u	General purpose area	
	u		
BANK 0	07Fh		
<b>D/11111</b> 0	080h "		080h~0FFh of Bank 0 store system registers (128 bytes).
	u	System register	l'egiciele (126 bytes).
	u	System register	
	u		
	0FFh	End of bank 0 area	1
	100h "		100h~17Fh of Bank 1 = To store
	"		general purpose data (128 bytes).
BANK 1	u	General purpose area	
	"		
	ű		
	17Fh	End of bank 1 area	]

## 2.1.4 SYSTEM REGISTER

#### 2.1.4.1 SYSTEM REGISTER TABLE

	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F
8	L	Н	R	Z	Y	-	PFLAG	RBANK	-	-	-	-	-	-	-	-
9	-	-	-	-	-	-	1	-	-	-	-	-	ı	-	-	-
Α	-	1	-	-	1	-	ı	1	-	ı	ı	ı	ı	-	ı	-
В	-	1	-	-	SIOM	SIOR	SIOB	1	P0M	ı	ı	ı	ı	-	ı	PEDGE
С	P1W	P1M	P2M	-	P4M	P5M	-	-	INTRQ	INTEN	OSCM	-	WDTR	-	PCL	PCH
D	P0	P1	P2	-	P4	P5	1	-	TOM	T0C	TC0M	TC0C	ı	-	-	STKP
Е	P0UR	P1UR	P2UR	-	P4UR	P5UR	@HL	@YZ	-	P10C	ı	ı	ı	-	1	-
F	STK7L	STK7H	STK6L	STK6H	STK5L	STK5H	STK4L	STK4H	STK3L	STK3H	STK2L	STK2H	STK1L	STK1H	STK0L	STK0H

#### SYSTEM REGISTER DESCRIPTION 2.1.4.2

L, H = Working & @HL addressing register.

PFLAG = ROM page and special flag register.

SIOM = SIO mode control register.

SIOB = SIO's data buffer.

P1OC = P5.2 open-drain control register.

PnM = Port n input/output mode register.

INTRQ = Interrupts' request register.

OSCM = Oscillator mode register.

T0M = Timer 0 mode register.

T0C = Timer 0 counting register.

STKP = Stack pointer buffer.

@HL = RAM HL indirect addressing index pointer.

R = Working register and ROM lookup data buffer.

Y, Z = Working, @YZ and ROM addressing register.

RBANK = RAM Bank Select register.

SIOR = SIO's clock reload buffer.

P1W = Port 1 wakeup register.

Pn = Port n data buffer.

INTEN = Interrupts' enable register.

PCH, PCL = Program counter.

TC0M = Timer/Counter 0 mode register.

TC0C = Timer/Counter 0 counting register.

STK0~STK7 = Stack 0 ~ stack 7 buffer.

@YZ = RAM YZ indirect addressing index pointer.



#### **BIT DEFINITION of SYSTEM REGISTER** 2.1.4.3

Address	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	R/W	Remarks
080H	LBIT7	LBIT6	LBIT5	LBIT4	LBIT3	LBIT2	LBIT1	LBIT0	R/W	L
081H	HBIT7	HBIT6	HBIT5	HBIT4	HBIT3	HBIT2	HBIT1	HBIT0	R/W	Н
082H	RBIT7	RBIT6	RBIT5	RBIT4	RBIT3	RBIT2	RBIT1	RBIT0	R/W	R
				ZBIT4		ZBIT2				
083H 084H	ZBIT7 YBIT7	ZBIT6 YBIT6	ZBIT5	YBIT4	ZBIT3	YBIT2	ZBIT1 YBIT1	ZBIT0	R/W R/W	Z Y
086H	NT0	NPD	YBIT5		YBIT3	C TB112	DC	YBIT0 Z	R/W	PFLAG
087H	NIU	NPD	-	-	-	C	DC	RBNKS0	R/W	RBANK
	- OEND	- OTART	-	-		-	-			
0B4H	SENB	START	SRATE1	SRATE0	0 SIOR3	SCKMD	SEDGE	TXRX	R/W W	SIOM mode register
0B5H 0B6H	SIOR7 SIOB7	SIOR6	SIOR5	SIOR4 SIOB4	SIOR3	SIOR2 SIOB2	SIOR1 SIOB1	SIOR0 SIOB0	R/W	SIOR reload buffer SIOB data buffer
0B8H		SIOB6	SIOB5	P04M	P03M	P02M	P01M	POOM	R/W	POM
0BFH	-	-	-	P04M P00G1	P00G0	PUZIVI	PUTIVI	PUUIVI	R/W	PEDGE
	-	-	- D45\4/			D40\4/	- D44144	D40)4/		
0C0H	P17W	P16W	P15W	P14W	P13W	P12W	P11W	P10W	W	P1W wakeup register
0C1H	P17M	P16M	P15M	P14M	P13M	P12M	P11M	P10M	R/W	P1M I/O direction
0C2H	P27M	P26M	P25M	P24M	P23M	P22M	P21M	P20M	R/W	P2M I/O direction
0C4H	P47M	P46M	P45M	P44M	P43M	P42M	P41M	P40M	R/W	P4M I/O direction P5M I/O direction
0C5H 0C8H	P57M -	P56M -	P55M TC0IRQ	P54M T0IRQ	P53M SIOIRQ	P52M P02IRQ	P51M P01IRQ	P50M P00IRQ	R/W R/W	INTRQ
0C6H			TCOIRQ	TOIRQ	SIOIRQ	P02IRQ P02IEN	POTIEN	POOIRQ	R/W	INTEN
0C9H	-	-	ICUIEN	CPUM1	CPUM0	PUZIEN	STPHX	PUUIEIN -	R/W	OSCM
0CAH	WDTR7	WDTR6	WDTR5	WDTR4	WDTR3	WDTR2	WDTR1	WDTR0	W	WDTR
0CEH	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0	R/W	PCL
0CFH	-	-	-	-	PC11	PC10	PC9	PC8	R/W	PCH
	_	-	-	- D04						
0D0H 0D1H	- P17	- P16	- P15	P04 P14	P03 P13	P02 P12	P01 P11	P00 P10	R/W R/W	P0 data buffer
0D1H 0D2H	P17	P16	P15	P14 P24	P13	P12	P11	P10 P20	R/W	P1 data buffer P2 data buffer
0D2H 0D4H	P47	P46	P45	P44	P43	P42	P41	P40	R/W	P4 data buffer
0D4H 0D5H	P57	P56	P55	P54	P53	P52	P51	P50	R/W	P5 data buffer
	T0ENB				F 33	F 32	FJI	F30	R/W	TOM
0D8H 0D9H	T0C7	T0rate2 T0C6	T0rate1 T0C5	T0rate0 T0C4	T0C3	T0C2	T0C1	T0C0	R/W	TOC
0D9H	TC0ENB	TC0rate2	TC0rate1	TC0rate0	TC0CKS	1002	1001	1000	R/W	TCOM
0DAI1	TC0C7	TC0C6	TC0C5	TC0C4	TC0CR3	TC0C2	TC0C1	TC0C0	R/W	TCOC
0DFH	GIE	-	-	10004	10003	STKPB2	STKPB1	STKPB0	R/W	STKP stack pointer
0E0H	OIL	_		P04R	P03R	P02R	P01R	P00R	W	POUR
0E1H	P17R	P16R	P15R	P14R	P13R	P12R	P11R	P10R	W	P1UR
0E2H	P27R	P26R	P25R	P24R	P23R	P22R	P21R	P20R	W	P2UR
0E4H	P47R	P46R	P45R	P44R	P43R	P42R	P41R	P40R	W	P4UR
0E5H	P57R	P56R	P54R	P54R	P53R	P52R	P51R	P50R	W	P5UR
0E6H	@HL7	@HL6	@HL5	@HL4	@HL3	@HL2	@HL1	@HL0	R/W	@HL index pointer
0E7H	@YZ7	@YZ6	@YZ5	@YZ4	@YZ3	@YZ2	@YZ1	@YZ0	R/W	@YZ index pointer
0E9H	-	9	-	-	-	P52OC	-	-	W	P10C
0F0H	S7PC7	S7PC6	S7PC5	S7PC4	S7PC3	S7PC2	S7PC1	S7PC0	R/W	STK7L
0F1H		-	-	-	S7PC11	S7PC10	S7PC9	S7PC8		STK7H
0F2H	S6PC7	S6PC6	S6PC5	S6PC4	S6PC3	S6PC2	S6PC1	S6PC0		STK6L
0F3H	-	-	-	-	S6PC11	S6PC10	S6PC9	S6PC8	R/W	STK6H
0F4H	S5PC7	S5PC6	S5PC5	S5PC4	S5PC3	S5PC2	S5PC1	S5PC0	R/W	STK5L
0F5H	-	-	-	-	S5PC11	S5PC10	S5PC9	S5PC8	R/W	STK5H
0F6H	S4PC7	S4PC6	S4PC5	S4PC4	S4PC3	S4PC2	S4PC1	S4PC0	R/W	STK4L
0F7H	-	-	-	-	S4PC11	S4PC10	S4PC9	S4PC8	R/W	STK4H
0F8H	S3PC7	S3PC6	S3PC5	S3PC4	S3PC3	S3PC2	S3PC1	S3PC0	R/W	STK3L
0F9H	-	-	-	-	S3PC11	S3PC10	S3PC9	S3PC8	R/W	STK3H
0FAH	S2PC7	S2PC6	S2PC5	S2PC4	S2PC3	S2PC2	S2PC1	S2PC0	R/W	STK2L
0FBH	-	-	-	-	S2PC11	S2PC10	S2PC9	S2PC8	R/W	STK2H
0FCH	S1PC7	S1PC6	S1PC5	S1PC4	S1PC3	S1PC2	S1PC1	S1PC0	R/W	STK1L
	0 11	<u> </u>								
0FDH	-	-	-	_	S1PC11	S1PC10	S1PC9	S1PC8	R/W	STK1H
	- S0PC7			- S0PC4	S0PC3	S0PC2	S0PC1	S0PC0	R/W	STK0L
0FDH	-	-	-	S0PC4						1

## Note:

- To avoid system error, make sure to put all the "0" and "1" as it indicates in the above table.
   All of register names had been declared in SN8ASM assembler.
   One-bit name had been declared in SN8ASM assembler with "F" prefix code.
   "b0bset", "b0bclr", "bset", "bclr" instructions are only available to the "R/W" registers.



### 2.1.4.4 ACCUMULATOR

The ACC is an 8-bit data register responsible for transferring or manipulating data between ALU and data memory. If the result of operating is zero (Z) or there is carry (C or DC) occurrence, then these flags will be set to PFLAG register. ACC is not in data memory (RAM), so ACC can't be access by "B0MOV" instruction during the instant addressing mode.

$\triangleright$	Example	: Read	and	write	<b>ACC</b>	value.
------------------	---------	--------	-----	-------	------------	--------

; Read ACC data and store in BUF data memory.

MOV BUF, A

; Write a immediate data into ACC.

MOV A, #0FH

; Write ACC data from BUF data memory.

MOV A, BUF

; or

B0MOV A, BUF

The system doesn't store ACC and PFLAG value when interrupt executed. ACC and PFLAG data must be saved to other data memories. "PUSH", "POP" save and load ACC, PFLAG data into buffers.

> Example: Protect ACC and working registers.

INT\_SERVICE:

PUSH ; Save ACC and PFLAG to buffers.

...

POP ; Load ACC and PFLAG from buffers.

RETI ; Exit interrupt service vector



## 2.1.4.5 PROGRAM FLAG

The PFLAG register contains the arithmetic status of ALU operation, system reset status and LVD detecting status. NT0, NPD bits indicate system reset status including power on reset, LVD reset, reset by external pin active and watchdog reset. C, DC, Z bits indicate the result status of ALU operation.

086H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PFLAG	NT0	NPD	-	-	-	С	DC	Z
Read/Write	R/W	R/W	-	-	-	R/W	R/W	R/W
After reset	-	-	-	-	-	0	0	0

## Bit [7:6] NT0, NPD: Reset status flag.

NT0	NPD	Reset Status
0	0	Watch-dog time out
0	1	Reserved
1	0	Reset by LVD
1	1	Reset by external Reset Pin

## Bit 2 C: Carry flag

- 1 = Addition with carry, subtraction without borrowing, rotation with shifting out logic "1", comparison result ≥ 0.
- 0 = Addition without carry, subtraction with borrowing signal, rotation with shifting out logic "0", comparison result < 0.

## Bit 1 **DC:** Decimal carry flag

- 1 = Addition with carry from low nibble, subtraction without borrow from high nibble.
- 0 = Addition without carry from low nibble, subtraction with borrow from high nibble.

## Bit 0 **Z**: Zero flag

- 1 = The result of an arithmetic/logic/branch operation is zero.
- 0 = The result of an arithmetic/logic/branch operation is not zero.

Note: Refer to instruction set table for detailed information of C, DC and Z flags.



### 2.1.4.6 PROGRAM COUNTER

The program counter (PC) is a 12-bit binary counter separated into the high-byte 4 and the low-byte 8 bits. This counter is responsible for pointing a location in order to fetch an instruction for kernel circuit. Normally, the program counter is automatically incremented with each instruction during program execution.

Besides, it can be replaced with specific address by executing CALL or JMP instruction. When JMP or CALL instruction is executed, the destination address will be inserted to bit 0 ~ bit 11.

	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PC	-	-	-	1	PC11	PC10	PC9	PC8	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0
After reset	-	1	-	ı	0	0	0	0	0	0	0	0	0	0	0	0
	PCH											P(	CL			

### **ONE ADDRESS SKIPPING**

There are nine instructions (CMPRS, INCS, INCMS, DECS, DECMS, BTS0, BTS1, B0BTS0, B0BTS1) with one address skipping function. If the result of these instructions is true, the PC will add 2 steps to skip next instruction.

If the condition of bit test instruction is true, the PC will add 2 steps to skip next instruction.

**B0BTS1** FC ; To skip, if Carry\_flag = 1 JMP C0STEP ; Else jump to C0STEP.

...

COSTEP: NOP

B0MOV A, BUF0 ; Move BUF0 value to ACC. **B0BTS0** FZ ; To skip, if Zero flag = 0.

JMP C1STEP ; Else jump to C1STEP.

...

. .

C1STEP: NOP

If the ACC is equal to the immediate data or memory, the PC will add 2 steps to skip next instruction.

CMPRS A, #12H ; To skip, if ACC = 12H.

JMP COSTEP ; Else jump to COSTEP.

• • •

COSTEP: NOP



If the destination increased by 1, which results overflow of 0xFF to 0x00, the PC will add 2 steps to skip next instruction.

**INCS** instruction:

JMP BUF0

COSTEP ; Jump to COSTEP if ACC is not zero.

. - -

COSTEP: NOP

**INCMS** instruction:

INCMS BUF0

JMP COSTEP ; Jump to COSTEP if BUF0 is not zero.

• • •

COSTEP: NOP

If the destination decreased by 1, which results underflow of 0x00 to 0xFF, the PC will add 2 steps to skip next instruction.

**DECS** instruction:

**DECS** BUF0

JMP COSTEP ; Jump to COSTEP if ACC is not zero.

• • •

COSTEP: NOP

**DECMS** instruction:

**DECMS** BUF0

JMP COSTEP ; Jump to COSTEP if BUF0 is not zero.

• • •

COSTEP: NOP



## MULTI-ADDRESS JUMPING

Users can jump around the multi-address by either JMP instruction or ADD M, A instruction (M = PCL) to activate multi-address jumping function. Program Counter supports "ADD M,A", "ADC M,A" and "B0ADD M,A" instructions for carry to PCH when PCL overflow automatically. For jump table or others applications, users can calculate PC value by the three instructions and don't care PCL overflow problem.

Note: PCH only support PC up counting result and doesn't support PC down counting. When PCL is carry after PCL+ACC, PCH adds one automatically. If PCL borrow after PCL-ACC, PCH keeps value and not change.

> Example: If PC = 0323H (PCH = 03H, PCL = 23H)

; PC = 0323H

MOV A, #28H

B0MOV PCL, A ; Jump to address 0328H

...

; PC = 0328H

MOV A, #00H

B0MOV PCL, A ; Jump to address 0300H

...

> Example: If PC = 0323H (PCH = 03H, PCL = 23H)

; PC = 0323H

BOADD PCL, A ; PCL = PCL + ACC, the PCH cannot be changed.

••

• •



## 2.1.4.7 H, L REGISTERS

The H and L registers are the 8-bit buffers. There are two major functions of these registers.

- can be used as general working registers
- can be used as RAM data pointers with @HL register

081H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Н	HBIT7	HBIT6	HBIT5	HBIT4	HBIT3	HBIT2	HBIT1	HBIT0
Read/Write	R/W							
After reset	Х	X	X	Х	Х	X	X	Х

080H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
L	LBIT7	LBIT6	LBIT5	LBIT4	LBIT3	LBIT2	LBIT1	LBIT0
Read/Write	R/W							
After reset	Х	Х	Х	Х	Х	Х	X	X

Example: If want to read a data from RAM address 20H of bank\_0, it can use indirectly addressing mode to access data as following.

B0MOV H, #00H ; To set RAM bank 0 for H register B0MOV L, #20H ; To set location 20H for L register

B0MOV A, @HL ; To read a data into ACC

> Example: Clear general-purpose data memory area of bank 0 using @HL register.

CLR H ; H = 0, bank 0

B0MOV L, #07FH ; L = 7FH, the last address of the data memory area

CLR\_HL\_BUF:

CLR @HL ; Clear @HL to be zero

DECMS L ; L - 1, if L = 0, finish the routine

JMP CLR\_HL\_BUF ; Not zero

CLR @HL

END\_CLR: ; End of clear general purpose data memory area of bank 0

...



## **2.1.4.8** Y, Z REGISTERS

The Y and Z registers are the 8-bit buffers. There are three major functions of these registers.

- can be used as general working registers
- can be used as RAM data pointers with @YZ register
- can be used as ROM data pointer with the MOVC instruction for look-up table

084H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Υ	YBIT7	YBIT6	YBIT5	YBIT4	YBIT3	YBIT2	YBIT1	YBIT0
Read/Write	R/W							
After reset	-	-	-	-	-	-	-	-

083H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Z	ZBIT7	ZBIT6	ZBIT5	ZBIT4	ZBIT3	ZBIT2	ZBIT1	ZBIT0
Read/Write	R/W							
After reset	-	-	-	-	-	-	-	-

Example: Uses Y, Z register as the data pointer to access data in the RAM address 025H of bank0.

B0MOV Y, #00H ; To set RAM bank 0 for Y register B0MOV Z, #25H ; To set location 25H for Z register

B0MOV A, @YZ ; To read a data into ACC

> Example: Uses the Y, Z register as data pointer to clear the RAM data.

B0MOV Y, #0 ; Y = 0, bank 0

B0MOV Z, #07FH ; Z = 7FH, the last address of the data memory area

CLR\_YZ\_BUF:

CLR @YZ ; Clear @YZ to be zero

DECMS Z; Z - 1, if Z = 0, finish the routine

JMP CLR\_YZ\_BUF ; Not zero

CLR @YZ

END CLR: ; End of clear general purpose data memory area of bank 0

.



## **2.1.4.9 R REGISTERS**

R register is an 8-bit buffer. There are two major functions of the register.

- Can be used as working register
- For store high-byte data of look-up table
   (MOVC instruction executed, the high-byte data of specified ROM address will be stored in R register and the low-byte data will be stored in ACC).

082H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
R	RBIT7	RBIT6	RBIT5	RBIT4	RBIT3	RBIT2	RBIT1	RBIT0
Read/Write	R/W							
After reset	-	-	-	-	-	-	-	-

Note: Please refer to the "LOOK-UP TABLE DESCRIPTION" about R register look-up table application.



## 2.2 ADDRESSING MODE

## 2.2.1 IMMEDIATE ADDRESSING MODE

The immediate addressing mode uses an immediate data to set up the location in ACC or specific RAM.

> Example: Move the immediate data 12H to ACC.

MOV A, #12H ; To set an immediate data 12H into ACC.

Example: Move the immediate data 12H to R register.

B0MOV R, #12H ; To set an immediate data 12H into R register.

Note: In immediate addressing mode application, the specific RAM must be 0x80~0x87 working register.

## 2.2.2 DIRECTLY ADDRESSING MODE

The directly addressing mode moves the content of RAM location in or out of ACC.

> Example: Move 0x12 RAM location data into ACC.

B0MOV A, 12H ; To get a content of RAM location 0x12 of bank 0 and save in

ACC.

Example: Move ACC data into 0x12 RAM location.

B0MOV 12H, A ; To get a content of ACC and save in RAM location 12H of

bank 0.

## 2.2.3 INDIRECTLY ADDRESSING MODE

The indirectly addressing mode is to access the memory by the data pointer registers (H/L, Y/Z).

Example: Indirectly addressing mode with @HL register

B0MOV H, #0 ; To clear H register to access RAM bank 0. B0MOV L, #12H ; To set an immediate data 12H into L register.

BOMOV A, @HL : Use data pointer @HL reads a data from RAM location

; 012H into ACC.

Example: Indirectly addressing mode with @YZ register

B0MOV Y, #0 ; To clear Y register to access RAM bank 0. B0MOV Z, #12H ; To set an immediate data 12H into Z register.

B0MOV A, @YZ ; Use data pointer @YZ reads a data from RAM location


; 012H into ACC.



## 2.3 STACK OPERATION

## 2.3.1 OVERVIEW

The stack buffer has 8-level. These buffers are designed to push and pop up program counter's (PC) data when interrupt service routine and "CALL" instruction are executed. The STKP register is a pointer designed to point active level in order to push or pop up data from stack buffer. The STKnH and STKnL are the stack buffers to store program counter (PC) data.





## 2.3.2 STACK REGISTERS

The stack pointer (STKP) is a 3-bit register to store the address used to access the stack buffer, 12-bit data memory (STKnH and STKnL) set aside for temporary storage of stack addresses.

The two stack operations are writing to the top of the stack (push) and reading from the top of stack (pop). Push operation decrements the STKP and the pop operation increments each time. That makes the STKP always point to the top address of stack buffer and write the last program counter value (PC) into the stack buffer.

The program counter (PC) value is stored in the stack buffer before a CALL instruction executed or during interrupt service routine. Stack operation is a LIFO type (Last in and first out). The stack pointer (STKP) and stack buffer (STKnH and STKnL) are located in the system register area bank 0.

0DFH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
STKP	GIE	-	-	-	-	STKPB2	STKPB1	STKPB0
Read/Write	R/W	-	-	-	-	R/W	R/W	R/W
After reset	0	-	-	-	-	1	1	1

Bit[2:0] **STKPBn:** Stack pointer (n =  $0 \sim 2$ )

Bit 7 GIE: Global interrupt control bit.

0 = Disable.

1 = Enable. Please refer to the interrupt chapter.

Example: Stack pointer (STKP) reset, we strongly recommended to clear the stack pointer in the beginning of the program.

MOV A, #00000111B B0MOV STKP, A

0F0H~0FFH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
STKnH	-	-	-	-	SnPC11	SnPC10	SnPC9	SnPC8
Read/Write	-	-	-	-	R/W	R/W	R/W	R/W
After reset	ı	1	1	-	0	0	0	0

0F0H~0FFH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
STKnL	SnPC7	SnPC6	SnPC5	SnPC4	SnPC3	SnPC2	SnPC1	SnPC0
Read/Write	R/W							
After reset	0	0	0	0	0	0	0	0

STKn = STKnH, STKnL  $(n = 7 \sim 0)$ 



## 2.3.3 STACK OPERATION EXAMPLE

The two kinds of Stack-Save operations refer to the stack pointer (STKP) and write the content of program counter (PC) to the stack buffer are CALL instruction and interrupt service. Under each condition, the STKP decreases and points to the next available stack location. The stack buffer stores the program counter about the op-code address. The Stack-Save operation is as the following table.

Stack Level	S	STKP Registe	er	Stack	Buffer	Description	
Stack Level	STKPB2	STKPB1	STKPB0	High Byte	Low Byte	Description	
0	1	1	1	Free	Free	-	
1	1	1	0	STK0H	STK0L	-	
2	1	0	1	STK1H	STK1L	-	
3	1	0	0	STK2H	STK2L	ı	
4	0	1	1	STK3H	STK3L	-	
5	0	1	0	STK4H	STK4L	-	
6	0	0	1	STK5H	STK5L	-	
7	0	0	0	STK6H	STK6L	=	
8	1	1	1	STK7H	STK7L	-	
> 8	1	1	0	-	-	Stack Over, error	

There are Stack-Restore operations correspond to each push operation to restore the program counter (PC). The RETI instruction uses for interrupt service routine. The RET instruction is for CALL instruction. When a pop operation occurs, the STKP is incremented and points to the next free stack location. The stack buffer restores the last program counter (PC) to the program counter registers. The Stack-Restore operation is as the following table.

Stack Level	S	STKP Registe	er	Stack	Buffer	Description	
Stack Level	STKPB2	STKPB1	STKPB0	High Byte	Low Byte	Description	
8	1	1	1	STK7H	STK7L	-	
7	0	0	0	STK6H	STK6L	-	
6	0	0	1	STK5H	STK5L	-	
5	0	1	0	STK4H	STK4L	1	
4	0	1	1	STK3H	STK3L	1	
3	1	0	0	STK2H	STK2L	-	
2	1	0	1	STK1H	STK1L	-	
1	1	1	0	STK0H	STK0L	1	
0	1	1	1	Free	Free	-	



## 3 RESET

## 3.1 OVERVIEW

The system would be reset in three conditions as following.

- Power on reset
- Watchdog reset
- Brown out reset
- External reset


When any reset condition occurs, all system registers keep initial status, program stops and program counter is cleared. After reset status released, the system boots up and program starts to execute from ORG 0. The NTO, NPD flags indicate system reset status. The system can depend on NTO, NPD status and go to different paths by program.

086H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PFLAG	NT0	NPD	1	ı	ı	C	DC	Z
Read/Write	R/W	R/W	-	-	-	R/W	R/W	R/W
After reset	-	-	-	-	-	0	0	0

Bit [7:6] NTO, NPD: Reset status flag.

NT0	NPD	Condition	Description
0	0	Watchdog reset	Watchdog timer overflow.
0	1	Reserved	-
1	0	Power on reset and LVD reset.	Power voltage is lower than LVD detecting level.
1	1	External reset	External reset pin detect low level status.

Finishing any reset sequence needs some time. The system provides complete procedures to make the power on reset successful. For different oscillator types, the reset time is different. That causes the VDD rise rate and start-up time of different oscillator is not fixed. RC type oscillator's start-up time is very short, but the crystal type is longer. Under client terminal application, users have to take care the power on reset time for the master terminal requirement. The reset timing diagram is as following.





## 3.2 POWER ON RESET

The power on reset depend no LVD operation for most power-up situations. The power supplying to system is a rising curve and needs some time to achieve the normal voltage. Power on reset sequence is as following.

- **Power-up:** System detects the power voltage up and waits for power stable.
- External reset: System checks external reset pin status. If external reset pin is not high level, the system keeps reset status and waits external reset pin released.
- System initialization: All system registers is set as initial conditions and system is ready.
- Oscillator warm up: Oscillator operation is successfully and supply to system clock.
- Program executing: Power on sequence is finished and program executes from ORG 0.

## 3.3 WATCHDOG RESET

Watchdog reset is a system protection. In normal condition, system works well and clears watchdog timer by program. Under error condition, system is in unknown situation and watchdog can't be clear by program before watchdog timer overflow. Watchdog timer overflow occurs and the system is reset. After watchdog reset, the system restarts and returns normal mode. Watchdog reset sequence is as following.

- Watchdog timer status: System checks watchdog timer overflow status. If watchdog timer overflow occurs, the system is reset.
- System initialization: All system registers is set as initial conditions and system is ready.
- Oscillator warm up: Oscillator operation is successfully and supply to system clock.
- Program executing: Power on sequence is finished and program executes from ORG 0.

Watchdog timer application note is as following.


- Before clearing watchdog timer, check I/O status and check RAM contents can improve system error.
- Don't clear watchdog timer in interrupt vector and interrupt service routine. That can improve main routine fail.
- Clearing watchdog timer program is only at one part of the program. This way is the best structure to enhance the watchdog timer function.
- ▶ Note: Please refer to the "WATCHDOG TIMER" about watchdog timer detail information.



## 3.4 BROWN OUT RESET

## 3.4.1 BROWN OUT DESCRIPTION

The brown out reset is a power dropping condition. The power drops from normal voltage to low voltage by external factors (e.g. EFT interference or external loading changed). The brown out reset would make the system not work well or executing program error.



**Brown Out Reset Diagram** 

The power dropping might through the voltage range that's the system dead-band. The dead-band means the power range can't offer the system minimum operation power requirement. The above diagram is a typical brown out reset diagram. There is a serious noise under the VDD, and VDD voltage drops very deep. There is a dotted line to separate the system working area. The above area is the system work well area. The below area is the system work error area called dead-band. V1 doesn't touch the below area and not effect the system operation. But the V2 and V3 is under the below area and may induce the system error occurrence. Let system under dead-band includes some conditions.

#### DC application:

The power source of DC application is usually using battery. When low battery condition and MCU drive any loading, the power drops and keeps in dead-band. Under the situation, the power won't drop deeper and not touch the system reset voltage. That makes the system under dead-band.

#### AC application:


In AC power application, the DC power is regulated from AC power source. This kind of power usually couples with AC noise that makes the DC power dirty. Or the external loading is very heavy, e.g. driving motor. The loading operating induces noise and overlaps with the DC power. VDD drops by the noise, and the system works under unstable power situation.

The power on duration and power down duration are longer in AC application. The system power on sequence protects the power on successful, but the power down situation is like DC low battery condition. When turn off the AC power, the VDD drops slowly and through the dead-band for a while.



## 3.4.2 THE SYSTEM OPERATING VOLTAGE DECSRIPTION

To improve the brown out reset needs to know the system minimum operating voltage which is depend on the system executing rate and power level. Different system executing rates have different system minimum operating voltage. The electrical characteristic section shows the system voltage to executing rate relationship.



Normally the system operation voltage area is higher than the system reset voltage to VDD, and the reset voltage is decided by LVD detect level. The system minimum operating voltage rises when the system executing rate upper even higher than system reset voltage. The dead-band definition is the system minimum operating voltage above the system reset voltage.

## 3.4.3 BROWN OUT RESET IMPROVEMENT

How to improve the brown reset condition? There are some methods to improve brown out reset as following.


- LVD reset
- Watchdog reset
- Reduce the system executing rate
- External reset circuit. (Zener diode reset circuit, Voltage bias reset circuit, External reset IC)

#### Note:

- 1. The "Zener diode reset circuit", "Voltage bias reset circuit" and "External reset IC" can completely improve the brown out reset, DC low battery and AC slow power down conditions.
- 2. For AC power application and enhance EFT performance, the system clock is 4MHz/4 (1 mips) and use external reset (" Zener diode reset circuit", "Voltage bias reset circuit", "External reset IC"). The structure can improve noise effective and get good EFT characteristic.



#### LVD reset:



The LVD (low voltage detector) is built-in Sonix 8-bit MCU to be brown out reset protection. When the VDD drops and is below LVD detect voltage, the LVD would be triggered, and the system is reset. The LVD detect level is different by each MCU. The LVD voltage level is a point of voltage and not easy to cover all dead-band range. Using LVD to improve brown out reset is depend on application requirement and environment. If the power variation is very deep, violent and trigger the LVD, the LVD can be the protection. If the power variation can touch the LVD detect level and make system work error, the LVD can't be the protection and need to other reset methods. More detail LVD information is in the electrical characteristic section.

#### Watchdog reset:

The watchdog timer is a protection to make sure the system executes well. Normally the watchdog timer would be clear at one point of program. Don't clear the watchdog timer in several addresses. The system executes normally and the watchdog won't reset system. When the system is under dead-band and the execution error, the watchdog timer can't be clear by program. The watchdog is continuously counting until overflow occurrence. The overflow signal of watchdog timer triggers the system to reset, and the system return to normal mode after reset sequence. This method also can improve brown out reset condition and make sure the system to return normal mode. If the system reset by watchdog and the power is still in dead-band, the system reset sequence won't be successful and the system stays in reset status until the power return to normal range.

#### Reduce the system executing rate:

If the system rate is fast and the dead-band exists, to reduce the system executing rate can improve the dead-band. The lower system rate is with lower minimum operating voltage. Select the power voltage that's no dead-band issue and find out the mapping system rate. Adjust the system rate to the value and the system exits the dead-band issue. This way needs to modify whole program timing to fit the application requirement.

#### **External reset circuit:**

The external reset methods also can improve brown out reset and is the complete solution. There are three external reset circuits to improve brown out reset including "Zener diode reset circuit", "Voltage bias reset circuit" and "External reset IC". These three reset structures use external reset signal and control to make sure the MCU be reset under power dropping and under dead-band. The external reset information is described in the next section.



## 3.5 EXTERNAL RESET


External reset pin is Schmitt Trigger structure and low level active. The system is running when reset pin is high level voltage input. The reset pin receives the low voltage and the system is reset. The external reset operation actives in power on and normal running mode. During system power-up, the external reset pin must be high level input, or the system keeps in reset status. External reset sequence is as following.

- External reset: System checks external reset pin status. If external reset pin is not high level, the system keeps
  reset status and waits external reset pin released.
- System initialization: All system registers is set as initial conditions and system is ready.
- Oscillator warm up: Oscillator operation is successfully and supply to system clock.
- Program executing: Power on sequence is finished and program executes from ORG 0.

The external reset can reset the system during power on duration, and good external reset circuit can protect the system to avoid working at unusual power condition, e.g. brown out reset in AC power application...

## 3.6 EXTERNAL RESET CIRCUIT

## 3.6.1 Simply RC Reset Circuit




This is the basic reset circuit, and only includes R1 and C1. The RC circuit operation makes a slow rising signal into reset pin as power up. The reset signal is slower than VDD power up timing, and system occurs a power on signal from the timing difference.

Note: The reset circuit is no any protection against unusual power or brown out reset.




## 3.6.2 Diode & RC Reset Circuit



This is the better reset circuit. The R1 and C1 circuit operation is like the simply reset circuit to make a power on signal. The reset circuit has a simply protection against unusual power. The diode offers a power positive path to conduct higher power to VDD. It is can make reset pin voltage level to synchronize with VDD voltage. The structure can improve slight brown out reset condition.

Note: The R2 100 ohm resistor of "Simply reset circuit" and "Diode & RC reset circuit" is necessary to limit any current flowing into reset pin from external capacitor C in the event of reset pin breakdown due to Electrostatic Discharge (ESD) or Electrical Over-stress (EOS).


## 3.6.3 Zener Diode Reset Circuit



The zener diode reset circuit is a simple low voltage detector and can **improve brown out reset condition completely**. Use zener voltage to be the active level. When VDD voltage level is above "Vz + 0.7V", the C terminal of the PNP transistor outputs high voltage and MCU operates normally. When VDD is below "Vz + 0.7V", the C terminal of the PNP transistor outputs low voltage and MCU is in reset mode. Decide the reset detect voltage by zener specification. Select the right zener voltage to conform the application.



## 3.6.4 Voltage Bias Reset Circuit




The voltage bias reset circuit is a low cost voltage detector and can **improve brown out reset condition completely**. The operating voltage is not accurate as zener diode reset circuit. Use R1, R2 bias voltage to be the active level. When VDD voltage level is above or equal to "0.7V x (R1 + R2) / R1", the C terminal of the PNP transistor outputs high voltage and MCU operates normally. When VDD is below "0.7V x (R1 + R2) / R1", the C terminal of the PNP transistor outputs low voltage and MCU is in reset mode.

Decide the reset detect voltage by R1, R2 resistances. Select the right R1, R2 value to conform the application. In the circuit diagram condition, the MCU's reset pin level varies with VDD voltage variation, and the differential voltage is 0.7V. If the VDD drops and the voltage lower than reset pin detect level, the system would be reset. If want to make the reset active earlier, set the R2 > R1 and the cap between VDD and C terminal voltage is larger than 0.7V. The external reset circuit is with a stable current through R1 and R2. For power consumption issue application, e.g. DC power system, the current must be considered to whole system power consumption.

\* Note: Under unstable power condition as brown out reset, "Zener diode rest circuit" and "Voltage bias reset circuit" can protects system no any error occurrence as power dropping. When power drops below the reset detect voltage, the system reset would be triggered, and then system executes reset sequence. That makes sure the system work well under unstable power situation.



## 3.6.5 External Reset IC



The external reset circuit also use external reset IC to enhance MCU reset performance. This is a high cost and good effect solution. By different application and system requirement to select suitable reset IC. The reset circuit can improve all power variation.




## 4 SYSTEM OPERATION MODE

## 4.1 OVERVIEW

The chip is featured with low power consumption by switching around two different modes as following.

- Normal mode (High-speed mode)
- Power-down mode (Sleep mode)



**System Mode Switching Diagram** 

Operating mode description

MODE	NORMAL	POWER DOWN (SLEEP)	REMARK
EHOSC	Running	Stop	
CPU instruction	Executing	Stop	
T0 timer	*Active	Inactive	* Active if T0ENB=1
TC0 timer	*Active	Inactive	* Active if TC0ENB=1
Watchdog timer	By Watch_Dog Code option	By Watch_Dog Code option	Refer to code option description
Wakeup source	-	P0, P1, Reset	

**EHOSC**: External high clock

## 4.2 SYSTEM MODE SWITCHING

> Example: Switch normal/slow mode to power down (sleep) mode.

BSET FCPUM0 ; Set CPUM0 = 1.

Note: During the sleep, only the wakeup pin and reset can wakeup the system back to the normal mode.



## 4.3 WAKEUP

## 4.3.1 OVERVIEW

Under power down mode (sleep mode), program doesn't execute. The wakeup trigger can wake the system up to normal mode. The wakeup trigger sources are external trigger (P0, P1 level change)

Power down mode is waked up to normal mode. The wakeup trigger is only external trigger (P0, P1 level change)

#### 4.3.2 WAKEUP TIME

When the system is in power down mode (sleep mode), the high clock oscillator stops. When waked up from power down mode, MCU waits for 2048 external high-speed oscillator clocks as the wakeup time to stable the oscillator circuit. After the wakeup time, the system goes into the normal mode.

The value of the wakeup time is as the following.

The Wakeup time = 1/Fosc \* 2048 (sec) + high clock start-up time

- Note: The high clock start-up time is depended on the VDD and oscillator type of high clock.
- Example: In power down mode (sleep mode), the system is waked up. After the wakeup time, the system goes into normal mode. The wakeup time is as the following.

The wakeup time = 1/Fosc \* 2048 = 0.512 ms (Fosc = 4MHz)

The total wakeup time = 0.512 ms + oscillator start-up time



## 4.3.3 P1W WAKEUP CONTROL REGISTER

Under power down mode (sleep mode) and green mode, the I/O ports with wakeup function are able to wake the system up to normal mode. The Port 0 and Port 1 have wakeup function. Port 0 wakeup function always enables, but the Port 1 is controlled by the P1W register.

0C0H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P1W	P17W	P16W	P15W	P14W	P13W	P12W	P11W	P10W
Read/Write	W	W	W	W	W	W	W	W
After reset	0	0	0	0	0	0	0	0

Bit[7:0] **P10W~P17W:** Port 1 wakeup function control bits.

0 = Disable P1n wakeup function.


1 = Enable P1n wakeup function.



# 5 INTERRUPT

## 5.1 OVERVIEW

This MCU provides six interrupt sources, including three internal interrupt (T0/TC0 /SIO) and three external interrupt (INT0/INT1/INT2). The external interrupt can wakeup the chip while the system is switched from power down mode to high-speed normal mode, and interrupt request is latched until return to normal mode. Once interrupt service is executed, the GIE bit in STKP register will clear to "0" for stopping other interrupt request. On the contrast, when interrupt service exits, the GIE bit will set to "1" to accept the next interrupts' request. All of the interrupt request signals are stored in INTRQ register.



Note: The GIE bit must enable during all interrupt operation.



## 5.2 INTEN INTERRUPT ENABLE REGISTER

INTEN is the interrupt request control register including three internal interrupts, three external interrupts enable control bits. One of the register to be set "1" is to enable the interrupt request function. Once of the interrupt occur, the stack is incremented and program jump to ORG 8 to execute interrupt service routines. The program exits the interrupt service routine when the returning interrupt service routine instruction (RETI) is executed.

0C9H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INTEN	1	-	TC0IEN	TOIEN	SIOIEN	P02IEN	P01IEN	P00IEN
Read/Write	-	-	R/W	R/W	R/W	R/W	R/W	R/W
After reset	-	-	0	0	0	0	0	0

Bit 0 **P00IEN:** External P0.0 interrupt (INT0) control bit.

0 = Disable INT0 interrupt function.1 = Enable INT0 interrupt function.

Bit 1 **P01IEN:** External P0.1 interrupt (INT1) control bit.

0 = Disable INT1 interrupt function.1 = Enable INT1 interrupt function.

Bit 2 **P02IEN:** External P0.2 interrupt (INT2) control bit.

0 = Disable INT1 interrupt function.1 = Enable INT1 interrupt function.

Bit 3 **SIOIEN:** SIO interrupt control bit.

0 = Disable SIO interrupt function.1 = Enable SIO interrupt function.

Bit 4 **TOIEN:** TO timer interrupt control bit.

0 = Disable T0 interrupt function.1 = Enable T0 interrupt function.

Bit 5 **TC0IEN:** TC0 timer interrupt control bit.

0 = Disable TC0 interrupt function.1 = Enable TC0 interrupt function.



## 5.3 INTRQ INTERRUPT REQUEST REGISTER

INTRQ is the interrupt request flag register. The register includes all interrupt request indication flags. Each one of the interrupt requests occurs, the bit of the INTRQ register would be set "1". The INTRQ value needs to be clear by programming after detecting the flag. In the interrupt vector of program, users know the any interrupt requests occurring by the register and do the routine corresponding of the interrupt request.

0C8H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
INTRQ	-	-	TC0IRQ	T0IRQ	SIOIRQ	P02IRQ	P01IRQ	P00IRQ
Read/Write	-	-	R/W	R/W	R/W	R/W	R/W	R/W
After reset	-	-	0	0	0	0	0	0

Bit 0 **P00IRQ:** External P0.0 interrupt (INT0) request flag.

0 = None INT0 interrupt request.

1 = INT0 interrupt request.

Bit 1 **P01IRQ:** External P0.1 interrupt (INT1) request flag.

0 = None INT1 interrupt request.

1 = INT1 interrupt request.

Bit 2 **P02IRQ:** External P0.2 interrupt (INT2) request flag.

0 = None INT1 interrupt request.

1 = INT1 interrupt request.

Bit 3 **SIOIRQ:** SIO interrupt request flag.

0 = None SIO interrupt request.

1 = SIO interrupt request.

Bit 4 **TOIRQ:** TO timer interrupt request flag.

0 = None T0 interrupt request.

1 = T0 interrupt request.

Bit 5 **TC0IRQ:** TC0 timer interrupt request flag.

0 = None TC0 interrupt request.

1 = TC0 interrupt request.



## 5.4 GIE GLOBAL INTERRUPT OPERATION

GIE is the global interrupt control bit. All interrupts start work after the GIE = 1 It is necessary for interrupt service request. One of the interrupt requests occurs, and the program counter (PC) points to the interrupt vector (ORG 8) and the stack add 1 level.

0DFH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
STKP	GIE	-	ı	-	ı	STKPB2	STKPB1	STKPB0
Read/Write	R/W	-	-	-	-	R/W	R/W	R/W
After reset	0	-	-	-	-	1	1	1

Bit 7 GIE: Global interrupt control bit.

0 = Disable global interrupt.

1 = Enable global interrupt.

> Example: Set global interrupt control bit (GIE).

B0BSET FGIE ; Enable GIE

\* Note: The GIE bit must enable during all interrupt operation.



## 5.5 PUSH, POP ROUTINE

When any interrupt occurs, system will jump to ORG 8 and execute interrupt service routine. It is necessary to save ACC, PFLAG data. The chip includes "PUSH", "POP" for in/out interrupt service routine. The two instruction save and load **ACC**, **PFLAG** data into buffers and avoid main routine error after interrupt service routine finishing.

- \* Note: "PUSH", "POP" instructions save and load ACC/PFLAG without (NT0, NPD). PUSH/POP buffer is an unique buffer and only one level.
- Example: Store ACC and PAFLG data by PUSH, POP instructions when interrupt service routine executed.

ORG 0 JMP START

ORG 8

JMP INT\_SERVICE

ORG 10H

START:

...

INT\_SERVICE:

PUSH ; Save ACC and PFLAG to buffers.

- - -

POP ; Load ACC and PFLAG from buffers.

RETI ; Exit interrupt service vector

**ENDP** 



## 5.6 INTO (PO.0) INTERRUPT OPERATION

When the INT0 trigger occurs, the P00IRQ will be set to "1" no matter the P00IEN is enable or disable. If the P00IEN = 1 and the trigger event P00IRQ is also set to be "1". As the result, the system will execute the interrupt vector (ORG 8). If the P00IEN = 0 and the trigger event P00IRQ is still set to be "1". Moreover, the system won't execute interrupt vector even when the P00IRQ is set to be "1". Users need to be cautious with the operation under multi-interrupt situation.

Note: The interrupt trigger direction of P0.0 is control by PEDGE register.

0BFH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PEDGE	-	-	-	P00G1	P00G0	-	-	-
Read/Write	-	-	-	R/W	R/W	-	-	-
After reset	-	-	-	1	0	-	-	-

Bit[4:3] **P00G[1:0]:** P0.0 interrupt trigger edge control bits.

00 = reserved.

01 = rising edge.

10 = falling edge.

11 = rising/falling bi-direction (Level change trigger).

> Example: Setup INT0 interrupt request and bi-direction edge trigger.

MOV A, #18H

B0MOV PEDGE, A ; Set INT0 interrupt trigger as bi-direction edge.

B0BSET FP00IEN ; Enable INT0 interrupt service B0BCLR FP00IRQ ; Clear INT0 interrupt request flag

B0BSET FGIE : Enable GIE

> Example: INT0 interrupt service routine.

ORG 8 ; Interrupt vector

JMP INT\_SERVICE

INT\_SERVICE:

.. ; Push routine to save ACC and PFLAG to buffers.

B0BTS1 FP00IRQ ; Check P00IRQ

JMP EXIT\_INT ; P00IRQ = 0, exit interrupt vector

B0BCLR FP00IRQ : Reset P00IRQ

.. ; INTO interrupt service routine

EXIT INT:

; Pop routine to load ACC and PFLAG from buffers.



## 5.7 INT1 (P0.1) INTERRUPT OPERATION

When the INT1 trigger occurs, the P01IRQ will be set to "1" no matter the P01IEN is enable or disable. If the P01IEN = 1 and the trigger event P01IRQ is also set to be "1". As the result, the system will execute the interrupt vector (ORG 8). If the P01IEN = 0 and the trigger event P01IRQ is still set to be "1". Moreover, the system won't execute interrupt vector even when the P01IRQ is set to be "1". Users need to be cautious with the operation under multi-interrupt situation.

Note: The interrupt trigger direction of P0.1 is falling edge.

Example: INT1 interrupt request setup.

B0BSET FP01IEN ; Enable INT1 interrupt service B0BCLR FP01IRQ ; Clear INT1 interrupt request flag

B0BSET FGIE ; Enable GIE

> Example: INT1 interrupt service routine.

ORG 8 ; Interrupt vector

JMP INT\_SERVICE INT\_SERVICE:

... ; Push routine to save ACC and PFLAG to buffers.

B0BTS1 FP01IRQ ; Check P01IRQ

JMP EXIT\_INT ; P01IRQ = 0, exit interrupt vector

B0BCLR FP01IRQ ; Reset P01IRQ

. ; INT1 interrupt service routine

EXIT\_INT:

.. ; Pop routine to load ACC and PFLAG from buffers.



## 5.8 INT2 (P0.2) INTERRUPT OPERATION

When the INT2 trigger occurs, the P02IRQ will be set to "1" no matter the P02IEN is enable or disable. If the P02IEN = 1 and the trigger event P02IRQ is also set to be "1". As the result, the system will execute the interrupt vector (ORG 8). If the P02IEN = 0 and the trigger event P02IRQ is still set to be "1". Moreover, the system won't execute interrupt vector even when the P02IRQ is set to be "1". Users need to be cautious with the operation under multi-interrupt situation.

Note: The interrupt trigger direction of P0.2 is falling edge.

Example: INT2 interrupt request setup.

B0BSET FP02IEN ; Enable INT2 interrupt service B0BCLR FP02IRQ ; Clear INT2 interrupt request flag

B0BSET FGIE ; Enable GIE

> Example: INT2 interrupt service routine.

ORG 8 ; Interrupt vector

JMP INT\_SERVICE INT\_SERVICE:

... ; Push routine to save ACC and PFLAG to buffers.

B0BTS1 FP02IRQ ; Check P02IRQ

JMP EXIT\_INT ; P02IRQ = 0, exit interrupt vector

B0BCLR FP02IRQ ; Reset P02IRQ

... ; INT2 interrupt service routine

EXIT\_INT:

.. ; Pop routine to load ACC and PFLAG from buffers.



## 5.9 TO INTERRUPT OPERATION

When the T0C counter occurs overflow, the T0IRQ will be set to "1" however the T0IEN is enable or disable. If the T0IEN = 1, the trigger event will make the T0IRQ to be "1" and the system enter interrupt vector. If the T0IEN = 0, the trigger event will make the T0IRQ to be "1" but the system will not enter interrupt vector. Users need to care for the operation under multi-interrupt situation.

#### Example: T0 interrupt request setup.

B0BCLR FT0IEN ; Disable T0 interrupt service

B0BCLR FT0ENB ; Disable T0 timer

MOV A, #20H

 B0MOV
 T0M, A
 ; Set T0 clock = Fcpu / 64

 MOV
 A, #74H
 ; Set T0C initial value = 74H

 B0MOV
 T0C, A
 ; Set T0 interval = 10 ms

BOBSET FTOIEN ; Enable T0 interrupt service BOBCLR FTOIRQ ; Clear T0 interrupt request flag

BOBSET FTOENB : Enable T0 timer

BOBSET FGIE : Enable GIE

#### > Example: T0 interrupt service routine.

ORG 8 ; Interrupt vector

JMP INT\_SERVICE

INT\_SERVICE:

. ; Push routine to save ACC and PFLAG to buffers.

B0BTS1 FT0IRQ ; Check T0IRQ

JMP EXIT\_INT ; T0IRQ = 0, exit interrupt vector

B0BCLR FT0IRQ ; Reset T0IRQ MOV A. #74H

B0MOV T0C, A ; Reset T0C.

... ; T0 interrupt service routine

EXIT INT:

.. ; Pop routine to load ACC and PFLAG from buffers.



## **5.10 TC0 INTERRUPT OPERATION**

When the TC0C counter overflows, the TC0IRQ will be set to "1" no matter the TC0IEN is enable or disable. If the TC0IEN and the trigger event TC0IRQ is set to be "1". As the result, the system will execute the interrupt vector. If the TC0IEN = 0, the trigger event TC0IRQ is still set to be "1". Moreover, the system won't execute interrupt vector even when the TC0IEN is set to be "1". Users need to be cautious with the operation under multi-interrupt situation.

Example: TC0 interrupt request setup.

BOBCLR FTCOIEN ; Disable TC0 interrupt service

B0BCLR FTC0ENB ; Disable TC0 timer

MOV A, #20H ;

B0MOV TC0M, A ; Set TC0 clock = Fcpu / 64 MOV A, #74H ; Set TC0C initial value = 74H B0MOV TC0C, A ; Set TC0 interval = 10 ms

B0BSET FTC0IEN ; Enable TC0 interrupt service B0BCLR FTC0IRQ ; Clear TC0 interrupt request flag

B0BSET FTC0ENB ; Enable TC0 timer

B0BSET FGIE : Enable GIE

> Example: TC0 interrupt service routine.

ORG 8 ; Interrupt vector

JMP INT\_SERVICE

INT\_SERVICE:

.. ; Push routine to save ACC and PFLAG to buffers.

B0BTS1 FTC0IRQ ; Check TC0IRQ

JMP EXIT\_INT ; TC0IRQ = 0, exit interrupt vector

B0BCLR FTC0IRQ ; Reset TC0IRQ

MOV A, #74H B0MOV TC0C, A ; Reset TC0C.

... ; TC0 interrupt service routine

EXIT\_INT:

.. ; Pop routine to load ACC and PFLAG from buffers.



## 5.11 SIO INTERRUPT OPERATION

When the SIO converting successfully, the SIOIRQ will be set to "1" no matter the SIOIEN is enable or disable. If the SIOIEN and the trigger event SIOIRQ is set to be "1". As the result, the system will execute the interrupt vector. If the SIOIEN = 0, the trigger event SIOIRQ is still set to be "1". Moreover, the system won't execute interrupt vector even when the SIOIEN is set to be "1". Users need to be cautious with the operation under multi-interrupt situation.

Example: SIO interrupt request setup.

B0BSET FSIOIEN ; Enable SIO interrupt service B0BCLR FSIOIRQ ; Clear SIO interrupt request flag

B0BSET FGIE ; Enable GIE

> Example: SIO interrupt service routine.

ORG 8 ; Interrupt vector

JMP INT\_SERVICE

INT\_SERVICE:

EXIT\_INT:

. ; Push routine to save ACC and PFLAG to buffers.

B0BTS1 FSIOIRQ ; Check SIOIRQ

JMP EXIT INT ; SIOIRQ = 0, exit interrupt vector

B0BCLR FSIOIRQ ; Reset SIOIRQ

... ; SIO interrupt service routine

•••

.. ; Pop routine to load ACC and PFLAG from buffers.



## **5.12 MULTI-INTERRUPT OPERATION**

Under certain condition, the software designer uses more than one interrupt requests. Processing multi-interrupt request requires setting the priority of the interrupt requests. The IRQ flags of interrupts are controlled by the interrupt event. Nevertheless, the IRQ flag "1" doesn't mean the system will execute the interrupt vector. In addition, which means the IRQ flags can be set "1" by the events without enable the interrupt. Once the event occurs, the IRQ will be logic "1". The IRQ and its trigger event relationship is as the below table.

Interrupt Name	Trigger Event Description
P00IRQ	P0.0 trigger controlled by PEDGE
P01IRQ	P0.1 falling edge trigger
P02IRQ	P0.2 falling edge trigger
T0IRQ	T0C overflow
TC0IRQ	TC0C overflow
SIOIRQ	SIO transmitting end.

For multi-interrupt conditions, two things need to be taking care of. One is to set the priority for these interrupt requests. Two is using IEN and IRQ flags to decide which interrupt to be executed. Users have to check interrupt control bit and interrupt request flag in interrupt routine.



#### Example: Check the interrupt request under multi-interrupt operation

**ORG** ; Interrupt vector INT\_SERVICE **JMP** 

INT SERVICE:

B0BTS1

**JMP** 

; Push routine to save ACC and PFLAG to buffers.

; Check P00IEN

**INTPOOCHK:** ; Check INT0 interrupt request

> INTP01CHK ; Jump check to next interrupt **JMP**

; Check P00IRQ B0BTS0 FP00IRQ

**JMP** INTP00

**FP00IEN** 

**INTP01CHK:** : Check INT1 interrupt request B0BTS1 **FP00IEN Check P01IEN** 

> **JMP** INTP02CHK ; Jump check to next interrupt

B0BTS0 : Check P01IRQ FP01IRQ

**JMP** INTP01

INTP02

INTP02CHK: ; Check INT2 interrupt request

**FP00IEN** B0BTS1 **Check P02IEN** Jump check to next interrupt **JMP** INTT0CHK

; Check P02IRQ B0BTS0 FP02IRQ

**INTTOCHK:** ; Check T0 interrupt request

> B0BTS1 **FT0IEN Check TOIEN**

**JMP INTTC0CHK** ; Jump check to next interrupt

B0BTS0 : Check T0IRQ FT0IRQ

**JMP** INTT0 ; Jump to T0 interrupt service routine **INTTC0CHK:** 

; Check TC0 interrupt request

**FTC0IEN** B0BTS1 ; Check TC0IEN

> ; Jump check to next interrupt **JMP INTSIOCHK**

> B0BTS0 FTC0IRQ Check TC0IRQ

**JMP** INTTC0 ; Jump to TC0 interrupt service routine

INTSIOCHK: ; Check SIO interrupt request B0BTS1 **FSIOIEN** : Check SIOIEN

> **JMP** INT EXIT Exit interrupt vector B0BTS0 **FSIOIRQ** : Check SIOIRQ

**JMP INTSIO** ; Jump to SIO interrupt service routine

INT\_EXIT:

; Pop routine to load ACC and PFLAG from buffers. . . .

> ; Exit interrupt vector RETI



# 6.1 I/O PORT MODE

The port direction is programmed by PnM register. All I/O ports can select input or output direction.

0B8H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P0M	-	-	ı	P04M	P03M	P02M	P01M	P00M
Read/Write	-	-	-	R/W	R/W	R/W	R/W	R/W
After reset	-	-	-	0	0	0	0	0

0C1H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P1M	P17M	P16M	P15M	P14M	P13M	P12M	P11M	P10M
Read/Write	R/W							
After reset	0	0	0	0	0	0	0	0

0C2H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P2M	P27M	P26M	P25M	P24M	P23M	P22M	P21M	P20M
Read/Write	R/W							
After reset	0	0	0	0	0	0	0	0

0C4H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P4M	P47M	P46M	P45M	P44M	P43M	P42M	P41M	P40M
Read/Write	R/W							
After reset	0	0	0	0	0	0	0	0

0C5H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P5M	P57M	P56M	P55M	P54M	P53M	P52M	P51M	P50M
Read/Write	R/W							
After reset	0	0	0	0	0	0	0	0

Bit[7:0] **PnM[7:0]:** Pn mode control bits. (n =  $0 \sim 5$ ).

0 = Pn is input mode.

1 = Pn is output mode.

Note: Users can program them by bit control instructions (B0BSET, B0BCLR).

## Example: I/O mode selecting

CLR

CLR P0M CLR P4M

P4M P5M ; Set all ports to be input mode.

MOV A, #0FFH B0MOV P0M, A

B0MOV P0M, A B0MOV P4M,A B0MOV P5M, A ; Set all ports to be output mode.

B0BCLR P4M.0

; Set P4.0 to be input mode.

B0BSET P4M.0

; Set P4.0 to be output mode.



## 6.2 I/O PULL UP REGISTER

0E0H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P0UR	-	-	-	P04R	P03R	P02R	P01R	P00R
Read/Write	-	-	-	W	W	W	W	W
After reset	-	-	-	0	0	0	0	0

0E1H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P1UR	P17R	P16R	P15R	P14R	P13R	P12R	P11R	P10R
Read/Write	W	W	W	W	W	W	W	W
After reset	0	0	0	0	0	0	0	0

0E2H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P2UR	P27R	P26R	P25R	P24R	P23R	P22R	P21R	P20R
Read/Write	W	W	W	W	W	W	W	W
After reset	0	0	0	0	0	0	0	0

0E4H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P4UR	P47R	P46R	P45R	P44R	P43R	P42R	P41R	P40R
Read/Write	W	W	W	W	W	W	W	W
After reset	0	0	0	0	0	0	0	0

0E5H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P5UR	P57R	P56R	P55R	P54R	P53R	P52R	P51R	P50R
Read/Write	W	W	W	W	W	W	W	W
After reset	0	0	0	0	0	0	0	0

## > Example: I/O Pull up Register

MOV A, #0FFH ; Enable Port0, 4, 5 Pull-up register,

B0MOV P0UR, A B0MOV P4UR, A B0MOV P5UR, A



## 6.3 I/O PORT DATA REGISTER

0D0H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P0	-	-	-	P04	P03	P02	P01	P00
Read/Write	-	-	-	R/W	R/W	R/W	R/W	R/W
After reset	ı	1	1	0	0	0	0	0

0D1H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P1	P17	P16	P15	P14	P13	P12	P11	P10
Read/Write	R/W							
After reset	0	0	0	0	0	0	0	0

0D2H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P2	P27	P26	P25	P24	P23	P22	P21	P20
Read/Write	R/W							
After reset	0	0	0	0	0	0	0	0

0D4H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P4	P47	P46	P45	P44	P43	P42	P41	P40
Read/Write	R/W							
After reset	0	0	0	0	0	0	0	0

0D5H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P5	P57	P56	P55	P54	P53	P52	P51	P50
Read/Write	R/W							
After reset	0	0	0	0	0	0	0	0

> Example: Read data from input port.

B0MOV A, P0 ; Read data from Port 0 B0MOV A, P4 ; Read data from Port 4 B0MOV A, P5 ; Read data from Port 5

Example: Write data to output port.

MOV A, #0FFH ; Write data FFH to all Port.

B0MOV P0, A B0MOV P4, A B0MOV P5, A

> Example: Write one bit data to output port.

B0BSET P4.0 ; Set P4.0 and P5.3 to be "1".

B0BSET P5.3


B0BCLR P4.0 ; Set P4.0 and P5.3 to be "0".

B0BCLR P5.3



## 6.4 I/O OPEN-DRAIN REGISTER

P5.2 is built-in open-drain function. P5.2 must be set as output mode when enable open-drain function. Open-drain external circuit is as following.



The pull-up resistor is necessary. Open-drain output high is driven by pull-up resistor. Output low is sunken by MCU's pin.

, i		1	1		1		1	
0E9H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
P10C	-	-	-	-	-	P52OC	-	-
Read/Write	-	-	-	-	-	W	-	-
After reset	-	-	-	-	-	0	-	-

Bit 2 **P520C:** P5.2 open-drain control bit

0 = Disable open-drain mode1 = Enable open-drain mode

> Example: Enable P5.2 to open-drain mode and output high.

B0BSET P5.2 ; Set P5.2 buffer high.

B0BSET P52M ; Enable P5.2 output mode.

MOV A, #04H ; Enable P5.2 open-drain function.

B0MOV P1OC, A

- Note: P10C is write only register. Setting P100C must be used "MOV" instructions.
- Example: Disable P5.2 to open-drain mode and output low.

MOV A, #0 ; Disable P5.2 open-drain function.

B0MOV P1OC, A

★ Note: After disable open-drain function, I/O mode returns to last I/O mode.



# 7 TIMERS

## 7.1 WATCHDOG TIMER

The watchdog timer (WDT) is a binary up counter designed for monitoring program execution. If the program goes into the unknown status by noise interference, WDT overflow signal raises and resets MCU. Watchdog clock controlled by code option and the clock source is internal low-speed oscillator (16KHz @3V, 32KHz @5V).

Watchdog overflow time = 8192 / Internal Low-Speed oscillator (sec).

VDD	Internal Low RC Freq.	Watchdog Overflow Time
3V	16KHz	512ms
5V	32KHz	256ms

## \* Note:

- 1. If watchdog is "Always\_On" mode, it keeps running event under power down mode or green mode.
- 2. For S8KD ICE simulation, clear watchdog timer using "@RST\_WDT" macro is necessary. Or the S8KD watchdog would be error.

Watchdog clear is controlled by WDTR register. Moving **0x5A** data into WDTR is to reset watchdog timer.

0CCH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
WDTR	WDTR7	WDTR6	WDTR5	WDTR4	WDTR3	WDTR2	WDTR1	WDTR0
Read/Write	W	W	W	W	W	W	W	W
After reset	0	0	0	0	0	0	0	0

Example: An operation of watchdog timer is as following. To clear the watchdog timer counter in the top of the main routine of the program.

#### Main:

MOV B0MOV	A, #5AH WDTR, A	; Clear the watchdog timer.
CALL CALL	SUB1 SUB2	
JMP	MAIN	



Example: Clear watchdog timer by @RST\_WDT macro.

Main:

@RST WDT ; Clear the watchdog timer.

**CALL** SUB1 **CALL** SUB<sub>2</sub>

**JMP** MAIN

Watchdog timer application note is as following.

Before clearing watchdog timer, check I/O status and check RAM contents can improve system error.

Don't clear watchdog timer in interrupt vector and interrupt service routine. That can improve main routine fail.

Clearing watchdog timer program is only at one part of the program. This way is the best structure to enhance the watchdog timer function.

Example: An operation of watchdog timer is as following. To clear the watchdog timer counter in the top of the main routine of the program.

Main:

: Check I/O.

: Check RAM

JMP \$ ; I/O or RAM error. Program jump here and don't Err:

; clear watchdog. Wait watchdog timer overflow to reset IC.

; I/O and RAM are correct. Clear watchdog timer and Correct:

; execute program.

**B0BSET FWDRST** ; Only one clearing watchdog timer of whole program.

**CALL** SUB<sub>1</sub> **CALL** SUB<sub>2</sub>

JMP MAIN




## 7.2 TIMER 0 (T0)

## 7.2.1 OVERVIEW

The T0 is an 8-bit binary up timer and event counter. If T0 timer occurs an overflow (from FFH to 00H), it will continue counting and issue a time-out signal to trigger T0 interrupt to request interrupt service.

The main purposes of the T0 timer is as following.

**8-bit programmable up counting timer:** Generates interrupts at specific time intervals based on the selected clock frequency.



## 7.2.2 TOM MODE REGISTER

0D8H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TOM	T0ENB	T0rate2	T0rate1	T0rate0	-	-	-	-
Read/Write	R/W	R/W	R/W	R/W	-	-	-	-
After reset	0	0	0	0	-	-	-	-

Bit [6:4] TORATE[2:0]: TO internal clock select bits.

000 = fcpu/256. 001 = fcpu/128.

... 110 = fcpu/4.

111 = fcpu/2.

Bit 7 **T0ENB:** T0 counter control bit.

0 = Disable T0 timer. 1 = Enable T0 timer.



## 7.2.3 TOC COUNTING REGISTER

TOC is an 8-bit counter register for T0 interval time control.

0D9H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
T0C	T0C7	T0C6	T0C5	T0C4	T0C3	T0C2	T0C1	T0C0
Read/Write	R/W							
After reset	0	0	0	0	0	0	0	0

The equation of T0C initial value is as following.

Example: To set 10ms interval time for T0 interrupt. High clock is external 4MHz. Fcpu=Fosc/4. Select T0RATE=010 (Fcpu/64).

#### The basic timer table interval time of T0.

TORATE TOCLOCK	T0CLOCK	High speed mode	(Fcpu = 4MHz / 4)	Low speed mode (Fcpu = 32768Hz / 4)						
TORATE	TOCLOCK	Max overflow interval	One step = max/256	Max overflow interval	One step = max/256					
000	Fcpu/256	65.536 ms	256 us	8000 ms	31250 us					
001	Fcpu/128	32.768 ms	128 us	4000 ms	15625 us					
010	Fcpu/64	16.384 ms	64 us	2000 ms	7812.5 us					
011	Fcpu/32	8.192 ms	32 us	1000 ms	3906.25 us					
100	Fcpu/16	4.096 ms	16 us	500 ms	1953.125 us					
101	Fcpu/8	2.048 ms	8 us	250 ms	976.563 us					
110	Fcpu/4	1.024 ms	4 us	125 ms	488.281 us					
111	Fcpu/2	0.512 ms	2 us	62.5 ms	244.141 us					



## 7.2.4 TO TIMER OPERATION SEQUENCE

T0 timer operation sequence of setup T0 timer is as following.

Stop T0 timer counting, disable T0 interrupt function and clear T0 interrupt request flag.

B0BCLR FT0ENB ; T0 timer.

B0BCLR FT0IEN ; T0 interrupt function is disabled.
B0BCLR FT0IRQ ; T0 interrupt request flag is cleared.

Set T0 timer rate.

MOV A, #0xxx0000b ;The T0 rate control bits exist in bit4~bit6 of T0M. The

; value is from x000xxxxb~x111xxxxb.

B0MOV T0M,A ; T0 timer is disabled.

Set T0 interrupt interval time.

MOV A,#7FH

B0MOV T0C,A ; Set T0C value.

Set T0 timer function mode.

BOBSET FTOIEN ; Enable T0 interrupt function.

Enable T0 timer.

B0BSET FT0ENB ; Enable T0 timer.




## 7.3 TIMER/COUNTER 0 (TC0)

## 7.3.1 OVERVIEW

The TC0 is an 8-bit binary up counting. TC0 has two clock sources including internal clock and external clock for counting a precision time. The internal clock source is from Fcpu. The external clock is INT0 from P0.0 pin (Falling edge trigger). Using TC0M register selects TC0C's clock source from internal or external. If TC0 timer occurs an overflow, it will continue counting and issue a time-out signal to trigger TC0 interrupt to request interrupt service. TC0 overflow time is 0xFF to 0X00 normally. The main purposes of the TC0 timer is as following.

- **8-bit programmable up counting timer:** Generates interrupts at specific time intervals based on the selected clock frequency.
- External event counter: Counts system "events" based on falling edge detection of external clock signals at the INTO input pin.





## 7.3.2 TC0M MODE REGISTER

0DAH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TC0M	TC0ENB	TC0rate2	TC0rate1	TC0rate0	TC0CKS	-	-	-
Read/Write	R/W	R/W	R/W	R/W	R/W	-	-	-
After reset	0	0	0	0	0	-	-	-

Bit 3 TC0CKS: TC0 clock source select bit.

0 = Internal clock (Fcpu or Fosc).

1 = External clock from P0.0/INT0 pin.

TC0RATE[2:0]: TC0 internal clock select bits. Bit [6:4]

000 = fcpu/256.

001 = fcpu/128.

110 = fcpu/4.

111 = fcpu/2.

TC0ENB: TC0 counter control bit. Bit 7

0 = Disable TC0 timer.

1 = Enable TC0 timer.

Note: When TC0CKS=1, TC0 became an external event counter and TC0RATE is useless. No more P0.0 interrupt request will be raised. (P0.0IRQ will be always 0).



## 7.3.3 TC0C COUNTING REGISTER

TC0C is an 8-bit counter register for TC0 interval time control.

0DBH	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TC0C	TC0C7	TC0C6	TC0C5	TC0C4	TC0C3	TC0C2	TC0C1	TC0C0
Read/Write	R/W							
After reset	0	0	0	0	0	0	0	0

The equation of TC0C initial value is as following.

TC0C initial value = 256 - (TC0 interrupt interval time \* input clock)

Example: To set 10ms interval time for TC0 interrupt. High clock is external 4MHz. Fcpu=Fosc/4. Select TC0RATE=010 (Fcpu/64).

#### The basic timer table interval time of TC0.

TC0RATE TC	TCOCI OCK	High speed mode	(Fcpu = 4MHz / 4)	Low speed mode (Fcpu = 32768Hz / 4)		
TCORATE	TOUCLOCK	Max overflow interval	One step = max/256	Max overflow interval	One step = max/256	
000	Fcpu/256	65.536 ms	256 us	8000 ms	31250 us	
001	Fcpu/128	32.768 ms	128 us	4000 ms	15625 us	
010	Fcpu/64	16.384 ms	64 us	2000 ms	7812.5 us	
011	Fcpu/32	8.192 ms	32 us	1000 ms	3906.25 us	
100	Fcpu/16	4.096 ms	16 us	500 ms	1953.125 us	
101	Fcpu/8	2.048 ms	8 us	250 ms	976.563 us	
110	Fcpu/4	1.024 ms	4 us	125 ms	488.281 us	
111	Fcpu/2	0.512 ms	2 us	62.5 ms	244.141 us	



#### 7.3.4 TC0 TIMER OPERATION SEQUENCE

TC0 timer operation includes timer interrupt, event counter. The sequence of setup TC0 timer is as following.

Stop TC0 timer counting, disable TC0 interrupt function and clear TC0 interrupt request flag.

B0BCLR FTC0ENB ; TC0 timer stop.

B0BCLR FTC0IEN ; TC0 interrupt function is disabled.
B0BCLR FTC0IRQ ; TC0 interrupt request flag is cleared.

Set TC0 timer rate. (Besides event counter mode.)

MOV A, #0xxx0000b ;The TC0 rate control bits exist in bit4~bit6 of TC0M. The

; value is from x000xxxxb~x111xxxxb.

B0MOV TC0M,A ; TC0 interrupt function is disabled.

Set TC0 timer clock source.

; Select TC0 internal / external clock source.

BOBCLR FTCOCKS ; Select TC0 internal clock source.

or

B0BSET FTC0CKS ; Select TC0 external clock source.

Set TC0 interrupt interval time.

; Set TC0 interrupt interval time.

MOV A,#7FH ; TC0C value is decided by TC0 mode.

B0MOV TC0C,A ; Set TC0C value.

Set TC0 timer function mode.

B0BSET FTC0IEN ; Enable TC0 interrupt function.

Enable TC0 timer.

B0BSET FTC0ENB ; Enable TC0 timer.




# SERIAL INPUT/OUTPUT TRANSCEIVER (SIO)

#### 8.1 OVERVIEW

The SIO (serial input/output) transceiver allows high-speed synchronous data transfer between the SN8A2617 series MCU and peripheral devices or between several SN8A2617 devices. These peripheral devices may be Serial EEPROMs, shift registers, display drivers, etc. The SN8A2617 SIO features include the following:


- Full-duplex, 3-wire synchronous data transfer
- TX/RX or TX Only mode
- Master (SCK is clock output) or Slave (SCK is clock input) operation
- LSB first data transfer
- SO (P5.2) is programmable open-drain output pin for multiple salve devices application
- Two programmable bit rates (Only in master mode)
- End-of-Transfer interrupt

The SIOM register can control SIO operating function, such as: transmit/receive, clock rate, transfer edge and starting this circuit. This SIO circuit will transmit or receive 8-bit data automatically by setting SENB and START bits in SIOM register. The SIOB is an 8-bit buffer, which is designed to store transfer data. SIOC and SIOR are designed to generate SIO's clock source with auto-reload function. The 3-bit I/O counter can monitor the operation of SIO and announce an interrupt request after transmitting/receiving 8-bit data. After transferring 8-bit data, this circuit will be disabled automatically and re-transfer data by programming SIOM register.






The system is single-buffered in the transmit direction and double-buffered in the receive direction. This means that bytes to be transmitted cannot be written to the SIOB Data Register before the entire shift cycle is completed. When receiving data, however, a received byte must be read from the SIOB Data Register before the next byte has been completely shifted in. Otherwise, the first byte is lost. Following figure shows a typical SIO transfer between two S8P2700A micro-controllers. Master MCU sends SCK for initial the data transfer. Both mater and slave MCU must work in the same clock edge direction, and then both controllers would send and receive data at the same time.



SIO Data Transfer Diagram

The SIO data transfer timing as following figure:



**SIO Data Transfer Timing** 

Note: In any mode, SIO always transmit data in first SCK edge and receive data in second SCK edge.



#### 8.2 SIOM MODE REGISTER

#### SIOM initial value = $0000 \times 000$

	0B4H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Г	SIOM	SENB	START	SRATE1	SRATE0	-	SCKMD	SEDGE	TXRX
	Read/Write	R/W	R/W	R/W	R/W	-	R/W	R/W	R/W
After reset		0	0	0	0	-	0	0	0

Bit 7 **SENB:** SIO function control bit.

 $0 = \text{disable } (P5.0 \sim P5.2 \text{ is general purpose port}).$ 

1 = enable (P5.0~P5.2 is SIO pins).

Bit 6 START: SIO progress control bit.

0 = End of transfer.1 = progressing.

Bit [5:4] SRATE1,0: SIO's transfer rate select bit. These 2-bits are workless when SCKMD=1.

00 = fcpu. 01 = fcpu/32 10 = fcpu/16 11 = fcpu/8.

Bit 2 **SCKMD:** SIO's clock mode select bit.

0 = Internal. 1 = External.

Bit 1 **SEDGE:** SIO's transfer clock edge select bit.

0 = Falling edge.1 = Rising edge.

Bit 0 TXRX: SIO's transfer direction select bit.

0 = Receiver only.

1 = Transmitter/receiver full duplex.

Note: 1. If SCKMD=1 for external clock, the SIO is in SLAVE mode. If SCKMD=0 for internal clock, the SIO is in MASTER mode.

2. Don't set SENB and START bits in the same time. That makes the SIO function error.

Because SIO function is shared with Port5 for P5.0 as SCK, P5.1 as SI and P5.2 as SO.

The following table shown the Port5[2:0] I/O mode behavior and setting when SIO function enable and disable.

SENB=1 (SIO Function Enable)									
(0.0	(SCKMD=1)	P5.0 will change to Input mode automatically, no matter—what P5M							
P5.0/SCK	SIO source = External clock	setting							
F5.0/3CK	(SCKMD=0)	P5.0 will change to Output mode automatically, no matter what							
	SIO source = Internal clock	P5M setting							
P5.1/SI	P5.1 must be set as Input mode ir	P5M ,or the SIO function will be abnormal							
	(TXRX=1)	P5.2 will change to Output mode automatically, no matter what							
P5.2/SO	SIO = Transmitter/Receiver	P5M setting							
P5.2/3U	(TXRX=0)	P5.2 will change to Input mode automatically, no matter what P5M							
	SIO = Receiver only setting								
SENB=0 (SIO	SENB=0 (SIO Function Disable)								
P5.0/P5.1/P5.2	P5.0/P5.1/P5.2 Port5[2:0] I/O mode are fully controlled by P5M when SIO function Disable								



#### 8.3 SIOB DATA BUFFER

#### SIOB initial value = 0000 0000

0B6H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
SIOB	SIOB7	SIOB6	SIOB5	SIOB4	SIOB3	SIOB2	SIOB1	SIOB0
Read/Write	R/W							
After reset	0	0	0	0	0	0	0	0

SIOB is the SIO data buffer register. It stores serial I/O transmit and receive data.

#### 8.4 SIOR REGISTER DESCRIPTION

#### SIOR initial value = 0000 0000

0B5H	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
SIOR	SIOR7	SIOR6	SIOR5	SIOR4	SIOR3	SIOR2	SIOR1	SIOR0
Read/Write	W	W	W	W	W	W	W	W
After reset	0	0	0	0	0	0	0	0

The SIOR is designed for the SIO counter to reload the counted value when end of counting. It is like a post-scaler of SIO clock source and let SIO has more flexible to setting SCK range. Users can set the SIOR value to setup SIO transfer time. To setup SIOR value equation to desire transfer time is as following.

Example: Setup the SIO clock to be 5KHz. Fosc = 3.58MHz. SIO's rate = Fcpu = Fosc/4.



#### Example: Master, duplex transfer and transmit data on rising edge

MOV A,TXDATA ; Load transmitted data into SIOB register.

: Set SIO clock

**B0MOV** SIOB,A MOV A,#0FFH

**B0MOV** SIOR,A

MOV A,#1000001B ; Setup SIOM and enable SIO function.

**B0MOV** SIOM,A **B0BSET FSTART** 

; Start transfer and receiving SIO data.

; Save SIOB data into RXDATA buffer.

CHK\_END:

B0BTS0 **FSTART** ; Wait the end of SIO operation.

**JMP** CHK END

**B0MOV** A,SIOB ; Save SIOB data into RXDATA buffer.

MOV RXDATA,A

#### Example: Master, duplex transfer and transmit data on falling edge

MOV A,TXDATA ; Load transmitted data into SIOB register.

**B0MOV** SIOB,A

MOV A,#0FFH ; Set SIO clock.

**B0MOV** SIOR,A

A,#10000011B ; Setup SIOM and enable SIO function. MOV

**B0MOV** SIOM,A

**BOBSET FSTART** ; Start transfer and receiving SIO data.

B0BTS0 **FSTART** 

; Wait the end of SIO operation. **JMP** CHK\_END

**B0MOV** A,SIOB MOV RXDATA,A

Example: Master, receive only and transmit data on rising edge

MOV A,#0FFH ; Set SIO clock with auto-reload function.

**B0MOV** SIOR,A

MOV A,#1000000B ; Setup SIOM and enable SIO function.

**B0MOV** SIOM.A

**B0BSET FSTART** ; Start receiving SIO data.

CHK\_END:

CHK\_END:

B0BTS0 **FSTART** ; Wait the end of SIO operation.

CHK END **JMP** 

; Save SIOB data into RXDATA buffer. **B0M0V** A,SIOB

MOV RXDATA,A

#### Example: Master, receive only and transmit data on falling edge

MOV A,#0FFH ; Set SIO clock.

**B0MOV** SIOR,A

A,#10000010B MOV ; Setup SIOM and enable SIO function.

**B0MOV** SIOM,A

**B0BSET FSTART** ; Start receiving SIO data.

CHK\_END:

B0BTS0 **FSTART** ; Wait the end of SIO operation.

**JMP** CHK END

; Save SIOB data into RXDATA buffer. **B0MOV** A,SIOB

MOV RXDATA,A



#### Example: Slave, duplex transfer and transmit data on rising edge

MOV A,TXDATA ; Load transfer data into SIOB register.

B0MOV SIOB,A

MOV A,# 10000101B ; Setup SIOM and enable SIO function. B0MOV SIOM.A

B0BSET FSTART ; Start transfer and receiving SIO data. CHK\_END:

B0BTS0 FSTART ; Wait the end of SIO operation.

JMP CHK END

B0MOV A,SIOB ; Save SIOB data into RXDATA buffer.

MOV RXDATA,A

#### Example: Slave, duplex transfer and transmit data on falling edge

MOV A,TXDATA ; Load transfer data into SIOB register.

B0MOV SIOB,A

MOV A,# 10000111B ; Setup SIOM and enable SIO function.

BOMOV SIOM,A

BOBSET FSTART ; Start transfer and receiving SIO data. CHK\_END:

B0BTS0 FSTART ; Wait the end of SIO operation.

JMP CHK\_END
B0MOV A,SIOB ; Save SIOB data into RXDATA buffer.

MOV RXDATA,A

#### > Example: Slave, receive only and transmit data on rising edge

MOV A,# 10000100B ; Setup SIOM and enable SIO function.

B0MOV SIOM,A
B0BSET FSTART ; Start receiving SIO data.

CHK END:

CHK END

B0BTS0 FSTART ; Wait the end of SIO operation.

B0MOV A,SIOB ; Save SIOB data into RXDATA buffer.

MOV RXDATA.A

**JMP** 

MOV

#### > Example: Slave, receive only and transmit data on falling edge

MOV A,# 10000110B ; Setup SIOM and enable SIO function.

BOMOV SIOM,A

B0BSET FSTART ; Start receiving SIO data.

RXDATA,A

CHK\_END:

B0BTS0 FSTART ; Wait the end of SIO operation.

JMP CHK\_END ; Wall the end of SIO operation.

BOMOV A,SIOB ; Save SIOB data into RXDATA buffer.



### **INSTRUCTION TABLE**

Field	Mnemo	nic	Description	С	DC	Z	Cycle
	MOV	A,M	$A \leftarrow M$	-	-		1
M	MOV	M,A	$M \leftarrow A$	-	-	-	1
0	B0MOV	A,M	A ← M (bank 0)	-	-		1
V	B0MOV	M,A	$M \text{ (bank 0)} \leftarrow A$	-	-	-	1
E	MOV	A,I	$A \leftarrow I$	-	-	-	1
	B0MOV	M,I	M ← I, "M" only supports 0x80~0x87 registers (e.g. PFLAG,R,Y,Z)	-	-	-	1
	XCH	A,M	$A \longleftrightarrow M$	-	-	-	1+N
	B0XCH	A,M	$A \longleftrightarrow M \text{ (bank 0)}$	-	-	-	1+N
	MOVC		$R, A \leftarrow ROM[Y,Z]$	-	-	-	2
	ADC	A,M	A ← A + M + C, if occur carry, then C=1, else C=0	√		$\checkmark$	1
Α	ADC	M,A	M ← A + M + C, if occur carry, then C=1, else C=0				1+N
R	ADD	A,M	A ← A + M, if occur carry, then C=1, else C=0				1
- 1	ADD	M,A	$M \leftarrow A + M$ , if occur carry, then C=1, else C=0	√			1+N
Т	B0ADD	M,A	M (bank 0) ← M (bank 0) + A, if occur carry, then C=1, else C=0	V		√	1+N
Н	ADD	A,I	A ← A + I, if occur carry, then C=1, else C=0	√	√	√,	1
M	SBC	A,M	A ← A - M - /C, if occur borrow, then C=0, else C=1	√	√	√	1
E	SBC	M,A	$M \leftarrow A - M - /C$ , if occur borrow, then C=0, else C=1	√	√	√,	1+N
T	SUB	A,M	A ← A - M, if occur borrow, then C=0, else C=1	√	√	√,	1
	SUB	M,A	$M \leftarrow A - M$ , if occur borrow, then C=0, else C=1	√,	√	√	1+N
С	SUB	A,I	A ← A - I, if occur borrow, then C=0, else C=1	V	V	√	1
	MUL	A,M	R, A $\leftarrow$ A * M, The LB of product stored in Acc and HB stored in R register. ZF affected by Acc.	-	-	$\checkmark$	2
	AND	A,M	A ← A and M	-	-	<b>√</b>	1
L	AND	M,A	M ← A and M	-	-	√	1+N
0	AND	A,I	A ← A and I	-	-	<b>√</b>	1
G	OR	A,M	$A \leftarrow A \text{ or } M$	-	-	<b>√</b>	1
- 1	OR	M,A	$M \leftarrow A \text{ or } M$	-	-	√	1+N
С	OR	A,I	A ← A or I	-	-	<b>√</b>	1
	XOR	A,M	$A \leftarrow A \text{ xor } M$	-	-		1
	XOR	M,A	$M \leftarrow A \text{ xor } M$	-	-	$\checkmark$	1+N
	XOR	A,I	$A \leftarrow A \text{ xor } I$	-	-		1
	SWAP	М	A (b3~b0, b7~b4) ←M(b7~b4, b3~b0)	-	-	-	1
Р	SWAPM	M	$M(b3\sim b0, b7\sim b4) \leftarrow M(b7\sim b4, b3\sim b0)$	-	-	-	1+N
R	RRC	M	$A \leftarrow RRC M$		-	-	1
0	RRCM	M	$M \leftarrow RRC M$	V	-	-	1+N
С	RLC	M	$A \leftarrow RLC M$	V	-	-	1
Е	RLCM	M	$M \leftarrow RLC M$	√	-		1+N
S	CLR	M	M ← 0	-	-	-	1
S	BCLR	M.b	$M.b \leftarrow 0$	-	-	-	1+N
	BSET	M.b	M.b ← 1	-	-	-	1+N
	B0BCLR	M.b	M(bank 0).b ← 0	-	-	-	1+N
	B0BSET	M.b	M(bank 0).b ← 1	-	-	-	1+N
	CMPRS	A,I	$ZF,C \leftarrow A - I$ , If A = I, then skip next instruction		-		1 + S
В	CMPRS	A,M	$ZF,C \leftarrow A - M$ , If A = M, then skip next instruction	√	-	$\checkmark$	1 + S
R	INCS	M	$A \leftarrow M + 1$ , If $A = 0$ , then skip next instruction	-	-	-	1+ S
Α	INCMS	M	$M \leftarrow M + 1$ , If $M = 0$ , then skip next instruction	-	-	-	1+N+S
N	DECS	M	$A \leftarrow M - 1$ , If $A = 0$ , then skip next instruction	-	-	-	1+ S
С	DECMS	M	$M \leftarrow M - 1$ , If $M = 0$ , then skip next instruction	-	-	-	1+N+S
Н	BTS0	M.b	If M.b = 0, then skip next instruction	-	-	-	1 + S
	BTS1	M.b	If M.b = 1, then skip next instruction	-	-	-	1 + S
	B0BTS0	M.b	If M(bank 0).b = 0, then skip next instruction	-	-	-	1 + S
	B0BTS1	M.b	If M(bank 0).b = 1, then skip next instruction	-	-	-	1 + S
	JMP	d	PC15/14 ← RomPages1/0, PC13~PC0 ← d	-	-	-	2
<u> </u>	CALL	d	Stack ← PC15~PC0, PC15/14 ← RomPages1/0, PC13~PC0 ← d	-	-	-	2
M	RET		PC ← Stack	-	-	-	2
	RETI		PC ← Stack, and to enable global interrupt	-	-	-	2
S	PUSH		To push ACC and PFLAG (except NT0, NPD bit) into buffers.	-	-	-	1
С	POP		To pop ACC and PFLAG (except NT0, NPD bit) from buffers.	V	V	1	1
	NOP		No operation	-	-	-	1

Note: 1. "M" is system register or RAM. If "M" is system registers then "N" = 0, otherwise "N" = 1. 2. If branch condition is true then "S = 1", otherwise "S = 0".



### 10 ELECTRICAL CHARACTERISTIC

#### 10.1 ABSOLUTE MAXIMUM RATING

#### 10.2 STANDARD ELECTRICAL CHARACTERISTIC

(All of voltages referenced to Vss, Vdd = 3.0V, fosc = 4 MHz, ambient temperature is 25 ℃ unless otherwise note.)

PARAMETER	SYM.	DESC	MIN.	TYP.	MAX.	UNIT	
Operating voltage	Vdd	Normal mode, 1mips~1	LVD	-	5.5	٧	
RAM Data Retention voltage	Vdr			-	1.5*	-	V
Vdd rise rate	Vpor	Vdd rise rate to ensure	internal power-on reset	0.05	-	-	V/ms
Input Low Voltage	ViL1	All input ports		Vss	-	0.2Vdd	V
Input Low Voltage	ViL2	Reset pin		Vss	-	0.2Vdd	V
Input High Voltage	ViH1	All input ports		0.8Vdd	-	Vdd	V
Input High Voltage	ViH2	Reset pin	0.8Vdd	-	Vdd	V	
Reset pin leakage current	llekg	Vin = Vdd	-	-	2	uA	
I/O port pull-up resistor	Rup	Vin = Vss , Vdd = 3V	100	200	300	ΚΩ	
I/O port input leakage current	llekg	Pull-up resistor disable	-	-	2	uA	
I/O output source current	IoH	Vop = Vdd - 0.5V		-	12*	-	mA
sink current	loL	Vop = Vss + 0.5V		-	15*	-	mA
INTn trigger pulse width	Tint0	INT0 ~ INT2 interrupt re	equest pulse width	2/fcpu	-	-	Cycle
		normal Mada	Vdd=3V, Fcpu=16MHz/2	-	3	6	mA
Supply Current	ldd1	dd1 normal Mode (No loading)	Vdd=3V, Fcpu=4MHz/4	-	1.5	3	mA
	ldd2	Sleep Mode	Vdd= 3V	-	0.5	2	uA
LVD Detect Voltage	Vdet1	LVD_L Low voltage det	LVD_L Low voltage detect level.		1.8	2.0	V
LVD Detect Voltage	Vdet2	LVD_H Low voltage de	tect level.	2.0	2.4	3.0	V

<sup>\*</sup>These parameters are for design reference, not tested.



### 11 DEVELOPMENT TOOL

SN8A2617 development tools are as following.

• ICE version: SN8ICE2K.

• IDE version: M2IDE\_V110 later.

SN8A2617 is MASK type MCU and no OTP type. The SIO's mode control methods is like SN8P2708A and the waveform is like SN8P1707. Use ICE to develop and emulate the SN8A2617 function. If user wants to verify function by OTP MCU, the SN8P1707 and SN8P2708A can emulate partial functions of SN8A2617.


#### Migration SN8P1707 and SN8P2708A to SN8A2617.

Item	SN8A2617	SN8P2708A	SN8P1707
I/O	37 pins. (Add P0.3, P0.4, P1.6, P1.7)	36 pins. (Add P0.3, P1.6, P1.7)	33 pins
PUSH, POP	Save ACC and PFLAG.	Save ACC and working registers 80h~FFh.	Save working registers 80h~FFh.
DAC	No	Yes	Yes
ADC	No	Yes	Yes
SIO	Double buffer design SIO control is like SN8P2708A SIO operation is like SN8P1707		Single buffer design
T0	Yes	Yes	Yes
TC0	Timer/Event Counter	Timer/Event Counter/PWM/Buzzer	Timer/Event Counter/PWM/Buzzer
TC1	No	Yes	Yes
Operating mode	Normal mode Sleep mode	Normal mode Sleep mode Slow mode Green mode	Normal mode Sleep mode Slow mode Green mode
System clock	External RC	External RC	External RC
	External crystal	External crystal	External crystal
Operating voltage	LVD~5.5V	2.4V~5.5V	2.2V~5.5V



## 12 PACKAGE INFORMATION

#### 12.1 QFP 44 PIN



SYMBOLS	MIN	NOR	MAX	MIN	NOR	MAX	
STWIDULS		(inch)			(mm)		
Α	-	-	0.106	-	-	2.700	
A1	0.010	0.012	0.014	0.250	0.300	0.350	
A2	0.075	0.079	0.087	1.900	2.000	2.200	
b		0.012		0.300			
С	0.004	0.006	0.008	0.100	0.150	0.200	
D	0.512	0.520	0.528	13.000	13.200	13.400	
D1	0.390	0.394	0.398	9.900	10.000	10.100	
E	0.512	0.520	0.528	13.000	13.200	13.400	
E1	0.390	0.394	0.398	9.900	10.000	10.100	
L	0.029 0.035		0.037	0.730	0.880	0.930	
[e]		0.031		0.800			
θ°	<b>0</b> °	-	7°	<b>0</b> °	-	7°	



SONIX reserves the right to make change without further notice to any products herein to improve reliability, function or design. SONIX does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. SONIX products are not designed, intended, or authorized for us as components in systems intended, for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SONIX product could create a situation where personal injury or death may occur. Should Buyer purchase or use SONIX products for any such unintended or unauthorized application. Buyer shall indemnify and hold SONIX and its officers, employees, subsidiaries, affiliates and distributors harmless against all claims, cost, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use even if such claim alleges that SONIX was negligent regarding the design or manufacture of the part.

#### **Main Office:**

Address: 9F, NO. 8, Hsien Cheng 5th St, Chupei City, Hsinchu, Taiwan R.O.C.

Tel: 886-3-551 0520 Fax: 886-3-551 0523

#### **Taipei Office:**

Address: 15F-2, NO. 171, Song Ted Road, Taipei, Taiwan R.O.C.

Tel: 886-2-2759 1980 Fax: 886-2-2759 8180 **Hong Kong Office:** 

Address: Unit No.705,Level 7 Tower 1,Grand Central Plaza 138 Shatin Rural

Committee Road, Shatin, New Territories, Hong Kong.

Tel: 852-2723-8086 Fax: 852-2723-9179

#### **Technical Support by Email:**

Sn8fae@sonix.com.tw