

Silicon PNP Power Transistors

2SA1305

DESCRIPTION


- With TO-220Fa package
- Low collector saturation voltage
- High transition frequency

APPLICATIONS

- High current switching applications

PINNING

PIN	DESCRIPTION
1	Emitter
2	Collector
3	Base



Absolute maximum ratings (Ta=25°C)

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
V_{CBO}	Collector-base voltage	Open emitter	-30	V
V_{CEO}	Collector-emitter voltage	Open base	-30	
V_{EBO}	Emitter-base voltage	Open collector	-5	V
I_C	Collector current		-3	A
P_C	Collector power dissipation	$T_C=25^\circ\text{C}$	15	W
		$T_a=25^\circ\text{C}$	2	
T_j	Junction temperature		150	°C
T_{stg}	Storage temperature		-55~150	°C

Silicon PNP Power Transistors

2SA1305

CHARACTERISTICS

T_j=25°C unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP.	MAX	UNIT
V _{(BR)CEO}	Collector-emitter breakdown voltage	I _C =-10mA, I _B =0	-30			V
V _{(BR)EBO}	Emitter-base breakdown voltage	I _E =-50 μ A, I _C =0	-5			V
V _{CEsat}	Collector-emitter saturation voltage	I _C =-2A; I _B =-0.2A			-1.0	V
V _{BEsat}	Base-emitter saturation voltage	I _C =-2A; I _B =-0.2A			-1.5	V
I _{CBO}	Collector cut-off current	V _{CB} =-30V; I _E =0			-1.0	μ A
I _{EBO}	Emitter cut-off current	V _{EB} =-5V; I _C =0			-1.0	μ A
h _{FE}	DC current gain	I _C =-0.5A; V _{CE} =-3V	60		320	
f _T	Transition frequency	I _C =-0.5A; V _{CE} =-5V		100		MHz

Silicon PNP Power Transistors

2SA1305

PACKAGE OUTLINE




Fig.2 Outline dimensions (unindicated tolerance: ± 0.15 mm)