


Vishay Siliconix

COMPLIANT

Power MOSFET

PRODUCT SUMMARY				
V _{DS} (V)	500			
R _{DS(on)} (Ω)	V _{GS} = 10 V	0.85		
Q _g (Max.) (nC)	39			
Q _{gs} (nC)	10			
Q _{gd} (nC)	19			
Configuration	Single			





FEATURES

- Ultra Low Gate Charge
- Reduced Gate Drive Requirement
- Enhanced 30 V V_{GS} Rating
- Reduced C_{iss}, C_{oss}, C_{rss}
- Extremely High Frequency Operation
- Repetitive Avalanche Rated
- Lead (Pb)-free Available

DESCRIPTION

This new series of low charge Power MOSFETs achieve signiticantly lower gate charge over conventional MOSFETs. Utilizing the new LCDMOS technology, the device improvements are achieved without added product cost, allowing for reduced gate drive requirements and total system savings. In addition, reduced switching losses and improved efficiency are achievable in a variety of high frequency applications. Frequencies of a few MHz at high current are possible using the new low charge MOSFETs.

These device improvements combined with the proven ruggedness and reliability that are characteristic of Power MOSFETs offer the designer a new standard in power transistors for switching applications.

ORDERING INFORMATION	
Package	TO-220
Lead (Pb)-free	IRF840LCPbF
	SiHF840LC-E3
SnPb	IRF840LC
	SiHF840LC

ABSOLUTE MAXIMUM RATINGS T	_C = 25 °C, ur	nless otherw	ise noted			
PARAMETER			SYMBOL	LIMIT	UNIT	
Drain-Source Voltage			V _{DS}	500	v	
Gate-Source Voltage			V _{GS}	± 30		
Continuous Drain Current	V _{GS} at 10 V	$T_{C} = 25 \text{ °C}$ $T_{C} = 100 \text{ °C}$	I _D	8.0		
	VGS ALTOV			5.1	A	
Pulsed Drain Current ^a			I _{DM}	28		
Linear Derating Factor				1.0	W/°C	
Single Pulse Avalanche Energy ^b			E _{AS}	510	mJ	
Repetitive Avalanche Currenta			I _{AR}	8.0	A	
Repetitive Avalanche Energy ^a			E _{AR}	13	mJ	
Maximum Power Dissipation	T _C = 25 °C		PD	125	W	
Peak Diode Recovery dV/dt ^c			dV/dt	3.5	V/ns	
Operating Junction and Storage Temperature Range			T _J , T _{stg}	- 55 to + 150	°C	
Soldering Recommendations (Peak Temperature)	for 10 s		_	300 ^d	1	
Mounting Torque	6-32 or M3 screw			10	lbf ⋅ in	
				1.1	N · m	

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).

b. $V_{DD} = 50 \text{ V}$, starting $T_J = 25 \text{ °C}$, L = 14 mH, $R_G = 25 \Omega$, $I_{AS} = 8.0 \text{ A}$ (see fig. 12).

c. $I_{SD} \leq 8.0$ A, $dI/dt \leq 100$ A/µs, $V_{DD} \leq V_{DS}, \, T_J \leq 150 \ ^{\circ}C.$

d. 1.6 mm from case.

* Pb containing terminations are not RoHS compliant, exemptions may apply

Vishay Siliconix



THERMAL RESISTANCE				
PARAMETER	SYMBOL	TYP.	MAX.	UNIT
Maximum Junction-to-Ambient	R _{thJA}	-	62	
Case-to-Sink, Flat, Greased Surface	R _{thCS}	0.50	-	°C/W
Maximum Junction-to-Case (Drain)	R _{thJC}	-	1.0	

PARAMETER	SYMBOL	TES	T CONDITIONS	MIN.	TYP.	MAX.	UNIT
Static		-					
Drain-Source Breakdown Voltage	V _{DS}	V _{GS}	$V_{GS} = 0 V, I_D = 250 \mu A$		-	-	V
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_{J}$	Reference	se to 25 °C, $I_D = 1 \text{ mA}$	-	0.63	-	V/°C
Gate-Source Threshold Voltage	V _{GS(th)}	V _{DS} =	= V _{GS} , I _D = 250 μA	2.0	-	4.0	V
Gate-Source Leakage	I _{GSS}		$V_{GS} = \pm 20 \text{ V}$		-	± 100	nA
	I _{DSS}	V _{DS} =	$V_{DS} = 500 \text{ V}, V_{GS} = 0 \text{ V}$		-	25	
Zero Gate Voltage Drain Current		V _{DS} = 400V	/, V _{GS} = 0 V, T _J = 125 °C	-	-	250	μA
Drain-Source On-State Resistance	R _{DS(on)}	V _{GS} = 10 V	I _D = 4.8 A ^b	-	-	0.85	Ω
Forward Transconductance	9 _{fs}	V _{DS} :	= 50 V, I _D = 4.8 A ^b	4.0	-	-	S
Dynamic		-					
Input Capacitance	C _{iss}	V _{GS} = 0 V,		-	1100	-	pF
Output Capacitance	C _{oss}	1.	$V_{DS} = 25 V,$		170	-	
Reverse Transfer Capacitance	C _{rss}	f = 1.0 MHz, see fig. 5		-	18	-	
Total Gate Charge	Qg		I _D = 8.0 A, V _{DS} = 400 V see fig. 6 and 13 ^b	-	-	39	nC
Gate-Source Charge	Q _{gs}	V _{GS} = 10 V		-	-	10	
Gate-Drain Charge	Q _{gd}			-	-	19	
Turn-On Delay Time	t _{d(on)}			-	12	-	
Rise Time	t _r	$\label{eq:VDD} \begin{array}{l} V_{DD} = 250 \mbox{ V}, \mbox{ I}_{D} = 8.0 \mbox{ A}, \\ R_{G} = 9.1 \Omega, R_{D} = 30 \Omega \\ \mbox{ see fig. } 10^{b} \end{array}$		-	25	-	- ns
Turn-Off Delay Time	t _{d(off)}			-	27	-	
Fall Time	t _f			-	19	-	
Internal Drain Inductance	L _D	6 mm (0.25")	Between lead, 6 mm (0.25") from		4.5	-	
Internal Source Inductance	L _S	die contact		-	7.5	-	- nH
Drain-Source Body Diode Characteristic	s						
Continuous Source-Drain Diode Current	I _S	MOSFET symbol showing the integral reverse p - n junction diode		-	-	8.0	
Pulsed Diode Forward Current ^a	I _{SM}			-	-	28	A
Body Diode Voltage	V _{SD}	$T_{J} = 25 \text{ °C}, I_{S} = 8.0 \text{ A}, V_{GS} = 0 \text{ V}^{b}$		-	-	2.0	V
Body Diode Reverse Recovery Time	t _{rr}	$T_{J} = 25 \text{ °C}, I_{F} = 8.0 \text{ A}, \\ dl/dt = 100 \text{ A}/\mu\text{s}^{b}$		-	490	740	ns
Body Diode Reverse Recovery Charge	Q _{rr}			-	3.0	4.5	μC
Forward Turn-On Time	t _{on}	Intrinsic turn-on time is negligible (turn-on is dominated by L_S and			vleand	<u> </u>	

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).

b. Pulse width \leq 300 µs; duty cycle \leq 2 %.



Vishay Siliconix




Fig. 1 - Typical Output Characteristics, $T_C = 25$ °C

TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




Fig. 2 - Typical Output Characteristics, $T_C = 150 \ ^\circ C$




Fig. 3 - Typical Transfer Characteristics




Fig. 4 - Normalized On-Resistance vs. Temperature

Vishay Siliconix






Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 7 - Typical Source-Drain Diode Forward Voltage





Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage





Vishay Siliconix




Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit





Fig. 10b - Switching Time Waveforms








Fig. 12a - Unclamped Inductive Test Circuit





Fig. 12b - Unclamped Inductive Waveforms

Vishay Siliconix












Fig. 13a - Basic Gate Charge Waveform






Fig. 13b - Gate Charge Test Circuit



Vishay Siliconix



Peak Diode Recovery dV/dt Test Circuit

* $V_{GS} = 5 V$ for logic level devices

Fig. 14 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see http://www.vishay.com/ppg?91067.

SHAY



Vishay

Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.