## 5V FLASH MODULE

PRELIMINARY *

## FEATURES

- Access Times of 50, 60, 70, 90, 120 and 150 ns
- 40 pin Ceramic DIP (Package 303)
- Organized as 128 Kx 16 and 256 Kx 16
- Sector Architecture
- 8 equal size sectors of 16 KBytes each per chip
- Any combination of sectors can be concurrently erased.

Also supports full chip erase

- 100,000 Erase/Program Cycles Minimum $\left(0^{\circ} \mathrm{C}\right.$ to $\left.70^{\circ} \mathrm{C}\right)$

Data Retention, 10 Years at $125^{\circ} \mathrm{C}$

- Commercial, Industrial and Military Temperature Ranges

FIG. 1 PIN CONFIGURATION AND BLOCK DIAGRAM TOP VIEW

| CS2*/NC $\square_{1}$ | 40 | Vcc |
| :---: | :---: | :---: |
| CS1 $\square 2$ | 39 | $\square \overline{\text { WE }}$ |
| 1/015 - 3 | 38 | A16 |
| 1/014 $\square 4$ | 37 | A15 |
| 1/013 $\square 5$ | 36 | A14 |
| 1/012 ${ }^{\text {6 }}$ | 35 | A13 |
| 1/011 $\square_{7}$ | 34 | A12 |
| 1/010 - 8 | 33 | A11 |
| 1/09 $\square 9$ | 32 | A10 |
| I/O8 $\square 10$ | 31 | A9 |
| GND $\square 11$ | 30 | GND |
| 1/O7 $\square 12$ | 29 | A8 |
| 1/O6 $\square 13$ | 28 | $\square \mathrm{A} 7$ |
| I/O5 $\square 14$ | 27 | A6 |
| 1/O4 $\square 15$ | 26 | A5 |
| 1/O3 $\square 16$ | 25 | $\square \mathrm{A} 4$ |
| 1/O2 $\square 17$ | 24 | A3 |
| 1/O1 $\square 18$ | 23 | A2 |
| 1/O0 $\square 19$ | 22 | A1 |
| $\overline{\mathrm{OE}} \square 20$ | 21 | A0 |

* $\overline{\mathrm{CS}} 2$ for 256 Kx 16 and NC for $128 \mathrm{Kx} \times 16$


## BLOCK DIAGRAM FOR WF128K16-XCX5



PIN DESCRIPTION

| $\mathrm{A}_{0}-16$ | Address Inputs |
| :---: | :---: |
| $\mathrm{I} / 00-15$ | Data Input/Output |
| $\overline{\mathrm{CS}} 1-2$ | Chip Selects |
| $\overline{\mathrm{OE}}$ | Output Enable |
| $\overline{\mathrm{WE}}$ | Write Enable |
| Vcc | +5.0V Power |
| GND | Ground |

BLOCK DIAGRAM FOR WF256K16-XCX5


NOTE:

1. $\overline{\mathrm{CS}} 1$ and $\overline{\mathrm{CS}} 2$ are used to select the lower and upper $128 \mathrm{~K} \times 16$ of the device. $\overline{\mathrm{CS}}$ and $\overline{\mathrm{CS}} 2$ must not be enabled at the same time.

ABSOLUTE MAXIMUM RATINGS (1)

| Parameter |  | Unit |
| :--- | :---: | :---: |
| Operating Temperature | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| Supply Voltage Range (Vcc) | -2.0 to +7.0 | V |
| Signal voltage range (any pin except A9) (2) | -2.0 to +7.0 | V |
| Storage Temperature Range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| Lead Temperature (soldering, 10 seconds) | +300 | ${ }^{\circ} \mathrm{C}$ |
| Data Retention Mil Temp | 10 years |  |
| Endurance (write/erase cycles) Mil Temp | 10,000 cycles min. |  |
| A9 Voltage for sector protect (VID) (3) | -2.0 to +14.0 | V |

## NOTES:

1. Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.
2. Minimum $D C$ voltage on input or $1 / 0$ pins is -0.5 V . During voltage transitions, inputs may overshoot Vss to -2.0 V for periods of up to 20ns. Maximum DC voltage on output and $\mathrm{I} / 0$ pins is $\mathrm{Vcc}+0.5 \mathrm{~V}$. During voltage transitions, outputs may overshoot to $\mathrm{Vcc}+2.0 \mathrm{~V}$ for periods of up to 20 ns .
3. Minimum DC input voltage on Ag pin is -0.5 V . During voltage transitions, Ag may overshoot Vss to -2V for periods of up to 20ns. Maximum DC input voltage on A 9 is +13.5 V which may overshoot to 14.0 V for periods up to 20 ns .

CAPACITANCE
( $\mathrm{TA}=25^{\circ} \mathrm{C}$ )

| Test | Symbol | Conditions | Max | Unit |
| :--- | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{OE}}$ capacitance | $\mathrm{CoE}^{2}$ | $\mathrm{~V}_{I N}=0 \mathrm{~V}, \mathrm{f}=1.0 \mathrm{MHz}$ | 50 | pF |
| $\overline{\mathrm{WE}}$ capacitance | $\mathrm{C}_{\mathrm{WE}}$ | $\mathrm{V}_{I N}=0 \mathrm{~V}, \mathrm{f}=1.0 \mathrm{MHz}$ | 50 | pF |
| $\overline{\mathrm{CS}}$ capacitance | Ccs | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}, \mathrm{f}=1.0 \mathrm{MHz}$ | 30 | pF |
| $\mathrm{I} / \mathrm{O}_{0}-7$ capacitance | $\mathrm{C}_{\mathrm{I} / 0}$ | $\mathrm{~V}_{I / O}=0 \mathrm{~V}, \mathrm{f}=1.0 \mathrm{MHz}$ | 30 | pF |
| Address capacitance | $\mathrm{C}_{\text {AD }}$ | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}, \mathrm{f}=1.0 \mathrm{MHz}$ | 50 | pF |

This parameter is guaranteed by design but not tested.

## RECOMMENDED OPERATING CONDITIONS

| Parameter | Symbol | Min | Max | Unit |
| :--- | :---: | :---: | :---: | :---: |
| Supply Voltage | $\mathrm{V}_{\text {cc }}$ | 4.5 | 5.5 | V |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ | 2.0 | $\mathrm{VCC}+0.3$ | V |
| Input Low Voltage | $\mathrm{VIL}_{\mathrm{I}}$ | -0.5 | +0.8 | V |
| Operating Temp. (Mil.) | $\mathrm{TA}_{\mathrm{A}}$ | -55 | +125 | ${ }^{\circ} \mathrm{C}$ |
| Operating Temp. (Ind.) | $\mathrm{T}_{\mathrm{A}}$ | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |
| A9 Voltage for Sector Protect | $\mathrm{VID}_{\mathrm{ID}}$ | 11.5 | 12.5 | V |

DC CHARACTERISTICS - CMOS COMPATIBLE
(VCC $=5.0 \mathrm{~V}$, Vss $=0 \mathrm{~V}, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Conditions | 128K x 16 |  | 256K x 16 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max |  |
| Input Leakage Current | ILI | Vcc $=5.5$, VIN $=$ GND to VCc |  | 10 |  | 10 | $\mu \mathrm{A}$ |
| Output Leakage Current | ILO | Vcc $=5.5$, Vin $=$ GND to Vcc |  | 10 |  | 10 | $\mu \mathrm{A}$ |
| Vcc Active Current for Read (1) | Icc1 | $\overline{\mathrm{CS}}=\mathrm{VIL}, \overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IH}}$ |  | 70 |  | 80 | mA |
| Vcc Active Current for Program or Erase (2) | Icc2 | $\overline{\mathrm{CS}}=\mathrm{VIL}^{\text {OE }}=\mathrm{V}^{\text {IH }}$ |  | 100 |  | 110 | mA |
| Vcc Standby Current | Icc3 | $\mathrm{V}_{\text {cc }}=5.5, \overline{\mathrm{CS}}=\mathrm{V}_{\text {IH }}, \mathrm{f}=5 \mathrm{MHz}$ |  | 6 |  | 8 | mA |
| Output Low Voltage | Vol | $\mathrm{IOL}=12.0 \mathrm{~mA}, \mathrm{Vcc}=4.5$ |  | 0.45 |  | 0.45 | V |
| Output High Voltage | Voh1 | $\mathrm{I}_{\text {OH }}=-2.5 \mathrm{~mA}, \mathrm{~V}_{\text {cc }}=4.5$ | $0.85 \times \mathrm{Vcc}$ |  | $0.85 \times \mathrm{VCc}$ |  | V |
| Output High Voltage | Voh2 | Іон $=-100 \mu \mathrm{~A}, \mathrm{~V}$ cc $=4.5$ | Vcc -0.4 |  | Vcc -0.4 |  | V |
| Low Vcc Lock Out Voltage | Vıко |  | 3.2 |  | 3.2 |  | V |

## NOTES:

1. The Icc current listed includes both the DC operating current and the frequency dependent component (at 5 MHz ).

The frequency component typically is less than $2 \mathrm{~mA} / \mathrm{MHz}$, with $\overline{\mathrm{OE}}$ at V IH.
2. Icc active while Embedded Algorithm (program or erase) is in progress.
3. DC test conditions: $\mathrm{VIIL}_{\mathrm{IL}}=0.3 \mathrm{~V}, \mathrm{~V} / \mathrm{H}=\mathrm{V} \mathrm{CC}-0.3 \mathrm{~V}$

## PRINCIPLES OF OPERATION

The following principles of operation of the WF128K16-XCX5 and WF256K16-XCX5 are applicable to each 128K x 8 memory chip inside the MCM. Programming of the device is accomplished by executing the program command sequence. The program algorithm, which is an internal algorithm, automatically times the program pulse widths and verifies proper cell margin. Sectors can be programmed and verified in less than 0.3 seconds. Erase is accomplished by executing the erase command sequence. The erase algorithm, which is internal, automatically preprograms the array if it is not already programmed before executing the erase operation. During erase, the device automatically times the erase pulse widths and verifies proper cell margin. The entire memory is typically erased and verified in three seconds (including pre-programming).

## BUS OPERATIONS

## READ

The device has two control functions, both of which must be logically active, to obtain data at the outputs. Chip-Select ( $\overline{\mathrm{CS}}$ ) is the power control and should be used for device selection. Output-Enable ( $\overline{\mathrm{OE}}$ ) is the output control and should be used to gate data to the output pins. Figure 3 illustrates read timing waveforms.

## OUTPUT DISABLE

With Output-Enable at a logic-high level (VIH), output from the device is disabled. Output pins are placed in a high impedance state.

## STANDBY MODE

The device has two standby modes, a CMOS standby mode ( $\overline{C S}$ input held at VCC +0.5 V ), and a TTL standby mode ( $\overline{\mathrm{CS}}$ is held $\mathrm{V}_{(1)}$. In the standby mode the outputs are in a high impedance state, independent of the $\overline{\mathrm{OE}}$ input.
If the device is deselected during erasure or programming, the device will draw active current until the operation is completed.

## WRITE

Device erasure and programming are accomplished via the command register. The contents of the register serve as input to the internal state machine. The state machine outputs dictate the function of the device.
The command register itself does not occupy an addressable memory location. The register is a latch used to store the commands, along with address and data information needed to execute the command. The command register is written by bringing Write-Enable to a logic-low level (VIL), while Chip-Select is low and $\overline{\mathrm{EE}}$ is at $\mathrm{VIIH}^{\prime}$. Addresses are latched on the falling edge of the Write-Enable while data is latched on the rising edge of the $\overline{\text { WE pulse. Standard microprocessor write timings are used. Refer }}$ to AC Program characteristics, Figures 4 and 7 .

TABLE 1 - BUS OPERATIONS

| Operation | $\overline{\mathbf{C S}}$ | $\overline{\mathbf{0 E}}$ | $\overline{\mathrm{WE}}$ | A0 | A1 | A9 | I/0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Read | L | L | H | A0 | A 1 | A9 | Dout |
| Standby | H | X | X | X | X | X | HIGH Z |
| Output Disable | L | H | H | X | X | X | HIGH Z |
| Write | L | H | L | A0 | A 1 | A9 | DIN |
| Enable Sector Protect | L | VID | L | X | X | VID | X |
| Verify Sector Protect | L | L | H | L | H | VII | Code |

## AC CHARACTERISTICS - WRITE/ERASE/PROGRAM OPERATIONS, $\overline{\text { WE CONTROLLED }}$

(VCC $=5.0 \mathrm{~V}$, VSS $=0 \mathrm{~V}, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Parameter | Symbol |  | -50 |  | -60 |  | -70 |  | -90 |  | -120 |  | -150 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |  |
| Write Cycle Time | tavav | twc | 50 |  | 60 |  | 70 |  | 90 |  | 120 |  | 150 |  | ns |
| Chip Select Setup Time | telwl | tcs | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| Write Enable Pulse Width | twlwh | twp | 25 |  | 30 |  | 35 |  | 45 |  | 50 |  | 50 |  | ns |
| Address Setup Time | tavwl | tas | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| Data Setup Time | tovwh | tos | 25 |  | 30 |  | 30 |  | 45 |  | 50 |  | 50 |  | ns |
| Data Hold Time | twhdx | toh | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| Address Hold Time | twlax | tah | 40 |  | 45 |  | 45 |  | 45 |  | 50 |  | 50 |  | ns |
| Chip Select Hold Time | twher | tch | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| Write Enable Pulse Width High | twhwL | twpH | 20 |  | 20 |  | 20 |  | 20 |  | 20 |  | 20 |  | ns |
| Duration of Byte Programming Operation (min) | twhwн |  | 14 |  | 14 |  | 14 |  | 14 |  | 14 |  | 14 |  | $\mu \mathrm{s}$ |
| Chip and Sector Erase Time | twhwH2 |  | 2.2 | 60 | 2.2 | 60 | 2.2 | 60 | 2.2 | 60 | 2.2 | 60 | 2.2 | 60 | sec |
| Read Recovery Time Before Write | tGHWL |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| Vcc Setup Time |  | tvcs | 50 |  | 50 |  | 50 |  | 50 |  | 50 |  | 50 |  | $\mu \mathrm{s}$ |
| Chip Programming Time |  |  |  | 12.5 |  | 12.5 |  | 12.5 |  | 12.5 |  | 12.5 |  | 12.5 | sec |
| Output Enable Setup Time |  | toes | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| Output Enable Hold Time (1) |  | tоен | 10 |  | 10 |  | 10 |  | 10 |  | 10 |  | 10 |  | ns |

1. For Toggle and Data Polling.

AC CHARACTERISTICS - READ ONLY OPERATIONS
(VCC $=5.0 \mathrm{~V}, \mathrm{VSS}=0 \mathrm{~V}, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Parameter | Symbol |  | -50 |  | -60 |  | -70 |  | -90 |  | -120 |  | -150 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |  |
| Read Cycle Time | tavav | trc | 50 |  | 60 |  | 70 |  | 90 |  | 120 |  | 150 |  | ns |
| Address Access Time | tavov | tacc |  | 50 |  | 60 |  | 70 |  | 90 |  | 120 |  | 150 | ns |
| Chip Select Access Time | telav | tce |  | 50 |  | 60 |  | 70 |  | 90 |  | 120 |  | 150 | ns |
| $\overline{\text { OE }}$ to Output Valid | tglav | toe |  | 25 |  | 30 |  | 35 |  | 40 |  | 50 |  | 55 | ns |
| Chip Select to Output High Z (1) | tehaz | tof |  | 20 |  | 20 |  | 20 |  | 25 |  | 30 |  | 35 | ns |
| $\overline{\mathrm{OE}}$ High to Output High Z (1) | tghoz | tbF |  | 20 |  | 20 |  | 20 |  | 25 |  | 30 |  | 35 | ns |
| Output Hold from Address, $\overline{C S}$ or $\overline{\mathrm{OE}}$ Change, whichever is first | taxax | toh | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |

1. Guaranteed by design, not tested.

## AC CHARACTERISTICS - WRITE/ERASE/PROGRAM OPERATIONS, $\overline{C S}$ CONTROLLED

(VCC $=5.0 \mathrm{~V}, \mathrm{VSS}=0 \mathrm{~V}, \mathrm{TA}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )

| Parameter | Symbol |  | -50 |  | -60 |  | -70 |  | -90 |  | -120 |  | -150 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |  |
| Write Cycle Time | tavav | twc | 50 |  | 60 |  | 70 |  | 90 |  | 120 |  | 150 |  | ns |
| $\overline{\text { WE Setup Time }}$ | twlel | tws | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\overline{\text { CS Pulse Width }}$ | teleh | tcp | 25 |  | 30 |  | 35 |  | 45 |  | 50 |  | 50 |  | ns |
| Address Setup Time | tavel | tas | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| Data Setup Time | toveh | tos | 25 |  | 30 |  | 30 |  | 45 |  | 50 |  | 50 |  | ns |
| Data Hold Time | tehdx | toh | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| Address Hold Time | telax | taн | 40 |  | 45 |  | 45 |  | 45 |  | 50 |  | 50 |  | ns |
| $\overline{\text { WE Hold from WE High }}$ | tehwh | twh | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $\overline{\text { CS Pulse Width High }}$ | tehel | tcP | 20 |  | 20 |  | 20 |  | 20 |  | 20 |  | 20 |  | ns |
| Duration of Programming Operation | twнwн1 |  | 14 |  | 14 |  | 14 |  | 14 |  | 14 |  | 14 |  | $\mu \mathrm{s}$ |
| Duration of Erase Operation | twhwН2 |  | 2.2 | 60 | 2.2 | 60 | 2.2 | 60 | 2.2 | 60 | 2.2 | 60 | 2.2 | 60 | sec |
| Read Recovery before Write | tghel |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| Chip Programming Time |  |  |  | 12.5 |  | 12.5 |  | 12.5 |  | 12.5 |  | 12.5 |  | 12.5 | sec |

FIG. 2
AC TEST CIRCUIT

## AC TEST CONDITIONS

| Parameter | Typ | Unit |
| :--- | :---: | :---: |
| Input Pulse Levels | $\mathrm{V}_{\mathrm{IL}}=0, \mathrm{~V}_{\mathrm{IH}}=3.0$ | V |
| Input Rise and Fall | 5 | ns |
| Input and Output Reference Level | 1.5 | V |
| Output Timing Reference Level | 1.5 | V |

## NOTES:

$\mathrm{V}_{2}$ is programmable from -2 V to +7 V .
Iol \& loh programmable from 0 to 16 mA . Tester Impedance $Z_{0}=75 \Omega$.
Vz is typically the midpoint of Voh and Vol .
lol \& Іон are adjusted to simulate a typical resistive load circuit. ATE tester includes jig capacitance.

FIG. 3
AC WAVEFORMS FOR READ OPERATIONS


FIG. 4
AC WAVEFORMS FOR WRITE/ERASE/PROGRAM OPERATIONS, $\overline{\text { WE CONTROLLED }}$


FIG. 5
AC WAVEFORMS CHIP/SECTOR ERASE OPERATIONS


## NOTES:

1. SA is the sector address for Sector Erase.

FIG. 6
AC WAVEFORMS FOR DATA POLLING DURING EMBEDDED ALGORITHM OPERATIONS


WHITE MICROELECTRONICS

FIG. 7
AC WAVEFORMS FOR WRITE/ERASE/PROGRAM OPERATIONS, $\overline{C S}$ CONTROLLED


NOTES:

1. PA represents the address of the memory location to be programmed.
2. PD represents the data to be programmed at byte address.
3. $\overline{\overline{7}}$ is the output of the complement of the data written to the device (for each chip).
4. Dout is the output of the data written to the device.
5. Figure indicates the last two bus cycles of a four bus cycle sequence.

## PACKAGE 303: 40 PIN, CERAMIC DIP, SINGLE CAVITY SIDE BRAZED



ALL LINEAR DIMENSIONS ARE MILLIMETERS AND PARENTHETICALLY IN INCHES

## ORDERING INFORMATION



