DATA SHEET

mos integrated circuit µPD6P8, 6P8A, 6P8B

4-BIT SINGLE-CHIP MICROCONTROLLER

FOR INFRARED REMOTE CONTROL TRANSMISSION

DESCRIPTION

NEC

The μ PD6P8, 6P8A, 6P8B are microcontrollers for infrared remote control transmitters and are provided with a one-time PROM as the program memory.

Because users can write programs for the μ PD6P8, 6P8A, 6P8B, They are ideal for program evaluation and small-scale production of application systems that use the μ PD67A, 67B, 68A, 68B.

When reading this document, also refer to the following documents.

FE/	ATU	RES

 Program memory (one-time PROM): 	2026×10 bits
 Data memory (RAM): 	32×4 bits
On-chip carrier generator for infrared remote control:	The high-level and low-level width can be set separately from 250 ns to 64 μ s (@ fx = 4 MHz operation) via modulo registers
 9-bit programmable timer: 	1 channel
 Instruction execution time: 	16 μs (@ fx = 4 MHz)
Stack level:	1 level (stack RAM is for data memory RF as well)
• I/O pins (Kı/o):	8 units
 Input pins (Ki): 	4 units
 Sense input pins (S₀, S₂): 	2 units
• S ₁ / <u>LED</u> pin (I/O):	1 unit (when in output mode, this is the remote control transmission display pin)
 Power supply voltage: 	$V_{DD} = 1.9$ to 3.6 V
 Operating ambient temperature: 	$T_A = -40 \text{ to } +85^{\circ}\text{C}$
 Oscillator frequency: 	fx = 3.5 to 4.5 MHz
On-chip POC circuit and RAM retention detector	

• On-chip oscillator (µPD6P8B)

APPLICATIONS

Infrared remote control transmitters (for AV and household electric appliances)

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version. Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.

ORDERING INFORMATION

	Part Number	Package
	μ PD6P8MC-5A4-A	20-pin plastic SSOP (7.62 mm (300))
<r></r>	μ PD6P8AMC-5A4-A	20-pin plastic SSOP (7.62 mm (300))
	µPD6P8BMC-5A4-A ^{Note}	20-pin plastic SSOP (7.62 mm (300))


Note Under development

Remark Products that have the part numbers suffixed by "-A" are lead-free products.


μ PD6P8 PIN CONFIGURATION (TOP VIEW)

20-pin plastic SSOP (7.62 mm (300))

(1) Normal operation mode



(2) PROM programming mode




Caution The item in parentheses indicates the processing of pins not used in the PROM programming mode.

L: Connect each of these pins to GND via a pull-down resistor.


μ PD6P8A PIN CONFIGURATION (TOP VIEW)

20-pin plastic SSOP (7.62 mm (300))

(1) Normal operation mode



(2) PROM programming mode




- Caution The item in parentheses indicates the processing of pins not used in the PROM programming mode.
 - F: These pins are pulled down internally, so leave them open.

NEC


<R> μ PD6P8B PIN CONFIGURATION (TOP VIEW)

20-pin plastic SSOP (7.62 mm (300))

(1) Normal operation mode




(2) PROM programming mode



Caution The item in parentheses indicates the processing of pins not used in the PROM programming mode.

F: These pins are pulled down internally, so leave them open.

BLOCK DIAGRAM



LIST OF FUNCTIONS

Item	µPD6P8	µPD6P8A	μPD6P8B
ROM capacity	2026 × 10 bits One-time PROM		
RAM capacity	32 × 4 bits		
Stack	1 level (shared with RF of R	AM)	
I/O pins	Key input (Kı): 4 pins Key I/O (Kıvo): 8 pins Key expansion input (So, S1, S2): 3 pins		ns
Number of keys	32 keys 56 keys (when expanded by	key expansion input)	
Clock frequency	Ceramic oscillation fx = 3.5 to 4.5 MHz		
Instruction execution time	16 μs (@ fx = 4 MHz)		
Carrier frequency	The high-level and low-level width can be set separately from 250 ns to 64 μ s (@ fx = 4 MHz operation) via modulo registers		
Timer	9-bit programmable timer: 1	channel, timer clock: fx/64	
POC circuit	On chip		
RAM retention detector	On chip		
Internal oscillator	Not available		On chip
Programming method	Parallel	Serial	
Supply voltage	V _{DD} = 1.9 to 3.6 V		
Operating ambient temperature	$T_{A} = -40 \text{ to } +85^{\circ}\text{C}$		
Package	20-pin plastic SSOP (7.62 mm (300))		

NEC

CONTENTS

1.	PIN	FUNCTIONS	8
	1.1	Normal Operation Mode	8
	1.2	PROM Programming Mode	10
	1.3	Pins I/O Circuits	11
	1.4	Recommended Connection of Unused Pins	12
	1.5	Notes on Using KI Pin After Reset	12
2.	DIFF	FERENCES BETWEEN μ PD67A, 67B, 68A, 68B, AND μ PD6P8, 6P8A, 6P8B	13
3.	INTE	ERNAL CPU FUNCTIONS	14
	3.1	Program Counter (PC): 11 Bits	14
	3.2	Stack Pointer (SP): 1 Bit	14
	3.3	Address Stack Register (ASR (RF)): 11 Bits	14
	3.4	Program Memory (One-Time PROM): 2,026 Steps \times 10 Bits	15
	3.5	Data Memory (RAM): 32 × 4 Bits	16
	3.6	Data Pointer (DP): 12 Bits	17
	3.7	Accumulator (A): 4 Bits	17
	3.8	Arithmetic and Logic Unit (ALU): 4 Bits	
	3.9	Flags	18
		3.9.1 Status flag (F)	
		3.9.2 Carry flag (CY)	18
			10
4.	РОг 4.1	RT REGISTERS (PX)	19
	4.1	Kı/o Port (P0) Kı Port/Special Ports (P1)	
	4.2	4.2.1 Ki port (P11: bits 4 to 7 of P1)	
		4.2.2 S ₀ port (bit 2 of P1)	
		4.2.3 S1/LED port (bit 3 of P1)	
		4.2.4 S ₂ port (bit 1 of P1)	
	4.3	Control Register 0 (P3)	
	110	4.3.1 RAM retention flag (bit 3 of P3)	
	4.4	Control Register 1 (P4)	
5.	ТІМІ	ER	26
	5.1	Timer Configuration	26
	5.2	Timer Operation	27
	5.3	Carrier Output	29
		5.3.1 Carrier output generator	29
		5.3.2 Carrier output control	30
	5.4	Software Control of Timer Output	32
6.	CT V	NDBY FUNCTION	33
0.	51A 6.1	Outline of Standby Function	
	6.2	Standby Mode Setting and Release	
	6.2	Standby Mode Setting and Release	34 36
	0.5		50
7.	RES	ET	37

8.	POC CIRCUIT	38
	8.1 Functions of POC Circuit	39
	8.2 Oscillation Check at Low Supply Voltage	39
9.	SYSTEM CLOCK OSCILLATOR (µPD6P8, 6P8A)	40
10.	INSTRUCTION SET	41
	10.1 Machine Language Output by Assembler	41
	10.2 Circuit Symbol Description	42
	10.3 Mnemonic to/from Machine Language (Assembler Output) Contrast Table	
	10.4 Accumulator Manipulation Instructions	
	10.5 I/O Instructions	50
	10.6 Data Transfer Instructions	51
	10.7 Branch Instructions	53
	10.8 Subroutine Instructions	
	10.9 Timer Operation Instructions	
	10.10 Others	58
11.	ASSEMBLER RESERVED WORDS	60
	11.1 Mask Option Directives	60
	11.1.1 OPTION and ENDOP guasi-directives	
	11.1.2 Mask option definition quasi-directives	
12	WRITING AND VERIFYING ONE-TIME PROM (PROGRAM MEMORY) (µPD6P8)	61
14.	12.1 Operating Mode When Writing/Verifying Program Memory	
	12.1 Operating Mode When Writing/verifying Program Memory	
	12.3 Program Memory Reading Procedure	
		00
13.	WRITING AND VERIFICATION OF ONE-TIME PROM (PROGRAM MEMORY) (µPD6P8A, 6P8B)	64
	13.1 Initialization	64
	13.2 Serial Communication Format	65
	13.3 Writing of Program Memory	66
	13.4 Reading of Program Memory	66
14.	ELECTRICAL SPECIFICATIONS (µPD6P8)	67
15.	ELECTRICAL SPECIFICATIONS (µPD6P8A)	74
16.	ELECTRICAL SPECIFICATIONS (µPD6P8B) (TARGET)	79
17		04
17.	CHARACTERISTIC CURVES (REFERENCE VALUES) (µPD6P8)	84
18.	APPLICATION CIRCUIT EXAMPLE	85
19.	PACKAGE DRAWING	88
20.	RECOMMENDED SOLDERING CONDITIONS	89
AP	PENDIX A. DEVELOPMENT TOOLS	90
AP	PENDIX B. EXAMPLE OF REMOTE CONTROL TRANSMISSION FORMAT (In the case of NEC transmission format in command one-shot transmission mode)	91

1. PIN FUNCTIONS

1.1 Normal Operation Mode

(1) µPD6P8, 6P8A

Pin No.	Symbol	Function	Output Format	After Reset
1 2 15 to 20	K1/00 to K1/07	8-bit I/O port. I/O mode can be switched in 8-bit units. In input mode, a pull-down resistor is added. In output mode, these pins can be used as a key scan outputs from the key matrix.	CMOS Push-pull ^{Note 1}	High-level output
3	S₀	Input port. This pin can also be used as a key return input from the key matrix. In input mode, the use of a pull-down resistor for the So and S1 ports can be specified by software in 2-bit units. If input mode is released by software, this pin is placed in the OFF mode and enters a high-impedance state.	_	High-impedance (OFF mode)
4	S1/LED	I/O port. In input mode (S1), this pin can also be used as a key return input from the key matrix. The use of a pull-down resistor for the S0 and S1 ports can be specified by software in 2-bit units. In output mode ($\overline{\text{LED}}$), this pin becomes the remote control transmission display output (active low). When the remote control carrier is output from the REM output, this pin outputs a low level from the $\overline{\text{LED}}$ output in synchronization with the REM signal.	CMOS push-pull	High-level output (LED)
5	REM	Infrared remote control transmission output. The output is active high. The carrier high-level and low-level width can each be freely set in a range of 250 ns to 64 μ s (@ fx = 4 MHz) using software.	CMOS push-pull	Low-level output
6	Vdd	Power supply	_	_
7 8	Xout Xin	These pins are connected to system clock ceramic resonators.	_	Low level (oscillation stopped)
9	GND	GND pin	_	_
10	S2	Input port. The use of the STOP mode release of the S ₂ port can be specified by software. When using this pin as a key input from the key matrix, enable the use of the STOP mode release (at this time, a pull-down resistor is connected internally.) When the STOP mode release is disabled, this pin can be used as an input port that does not release the STOP mode even if the release condition is established (at this time, a pull-down resistor is not connected internally.)	_	Input (high impedance, STOP mode release cannot be used)
11 to 14	Kı₀ to Kı₃ ^{Note 2}	4-bit input port. These pins can be used as key return inputs to the key matrix. The use of pull-down resistors can be specified by software in 4-bit units.	_	Input (low-level)

Notes 1. Note that the drive capability of the low-level output side is held low.

2. In order to prevent malfunction, do not input a high-level signal to pins K₁₀ to K₁₃ (leaving these pins open is possible, however, when these pins are left open, do not disconnect any connected pull-down resistors) when POC is released due to supply voltage startup.

<R>

(2) μPD6P8B

Pin No.	Symbol	Function	Output Format	After Reset
1 2 15 to 20	Ki/00 to Ki/07	8-bit I/O port. I/O mode can be switched in 8-bit units. In input mode, a pull-down resistor is added. In output mode, these pins can be used as a key scan outputs from the key matrix.	CMOS Push-pull ^{Note 1}	High-level output
3	So	Input port. This pin can also be used as a key return input from the key matrix. In input mode, the use of a pull-down resistor for the So and S1 ports can be specified by software in 2-bit units. If input mode is released by software, this pin is placed in the OFF mode and enters a high-impedance state.	_	High-impedance (OFF mode)
4	S1/LED	 I/O port. In input mode (S1), this pin can also be used as a key return input from the key matrix. The use of a pull-down resistor for the S0 and S1 ports can be specified by software in 2-bit units. In output mode (LED), this pin becomes the remote control transmission display output (active low). When the remote control carrier is output from the REM output, this pin outputs a low level from the LED output in synchronization with the REM signal. 	CMOS push-pull	High-level output (LED)
5	REM	Infrared remote control transmission output. The output is active high. The carrier high-level and low-level width can each be freely set in a range of 250 ns to 64 μ s (@ fx = 4 MHz) using software.	CMOS push-pull	Low-level output
6	Vdd	Power supply		_
7	IC	Internally connected pin	_	_
9	GND	GND pin	_	_
8 10	S3 S2	Input port. The use of the STOP mode release of the S2 and S3 ports can be specified by software. When using these pins as a key input from the key matrix, enable the use of the STOP mode release (at this time, a pull-down resistor is connected internally.) When the STOP mode release is disabled, these pins can be used as an input port that does not release the STOP mode even if the release condition is established (at this time, a pull-down resistor is not connected internally.)	_	Input (high impedance, STOP mode release cannot be used)
11 to 14	Kı₀ to Kı₃ ^{Note 2}	4-bit input port. These pins can be used as key return inputs to the key matrix. The use of pull-down resistors can be specified by software in 4-bit units.	_	Input (Iow-Ievel)

Notes 1. Note that the drive capability of the low-level output side is held low.

2. In order to prevent malfunction, do not input a high-level signal to pins K₁₀ to K₁₃ (leaving these pins open is possible, however, when these pins are left open, do not disconnect any connected pull-down resistors) when POC is released due to supply voltage startup.

1.2 PROM Programming Mode

(1) µPD6P8

Pin No.	Symbol	Function	I/O
1, 2	Do to D7	8-bit data I/O when writing/verifying program memory	I/O
15 to 20			
3	CLK	Clock input for updating address when writing/verifying program	Input
		memory	
6	Vdd	Power Supply	-
		Supply +3 V to this pin when writing/verifying program memory.	
7	Хоит	Clock necessary for writing program memory. Connect a 4 MHz ceramic	_
8	Xin	resonator to these pins.	Input
9	GND	GND	_
10	Vpp	Supplies voltage for writing/verifying program memory.	-
		Apply +10.5 V to this pin.	
11 to 14	MD₀ to MD₃	Input for selecting operation mode when writing/verifying program memory	Input

(2) μ**PD6P8A**

Pin No.	Symbol	Function	I/O
2	SO	Serial data output when verifying program memory	Output
3	SCLK	Clock input when writing/verifying program memory	Input
4	SI	Serial data input when writing program memory	Input
6	Vdd	Power Supply Supply +3 V to this pin when writing/verifying program memory.	-
7	Хоит	Clock necessary for writing program memory. Connect a 4 MHz ceramic	-
8	Xin	resonator to these pins.	Input
9	GND	GND	-
10	Vpp	Supplies voltage for writing/verifying program memory. Apply +10.5 V to this pin.	_


<R> (3) µPD6P8B

Pin No.	Symbol	Function	I/O
2	SO	Serial data output when verifying program memory Output	
3	SCLK	Clock input when writing/verifying program memory	Input
4	SI	Serial data input when writing program memory	Input
6	Vdd	Power Supply –	
		Supply +3 V to this pin when writing/verifying program memory.	
9	GND	GND	-
10	Vpp	Supplies voltage for writing/verifying program memory. Apply +10.5 V to this pin.	_

1.3 Pins I/O Circuits

NEC

The I/O circuits of the μ PD6P8, 6P8A, 6P8B pins are shown in partially simplified forms below.



Notes 1. The drive capability is held low.2. μPD6P8B only

Data Sheet U17848EJ3V0DS

1.4 Recommended Connection of Unused Pins

The following connections are recommended for unused pins in the normal operation mode.

Pin		Connection	
F111		Inside the Microcontroller	Outside the Microcontroller
KI/00-KI/07 Input mode		—	Leave open
	Output mode	High-level output	
REM		_	
IC ^{Note}		_	
S1/LED		Output mode (LED) setting	
S₀		OFF mode setting	Directly connect these pins
S_2, S_3^{Note}		—	to GND
Кіо-Кіз		_	

Table 1-1. Connections for Unused Pins

Note *µ*PD6P8B only

Caution The I/O mode and the pin output level are recommended to be fixed by setting them repeatedly in each loop of the program.

1.5 Notes on Using KI Pin After Reset

In order to prevent malfunction, do not input a high-level signal to pins K_{10} to K_{13} (leaving these pins open is possible, however, when these pins are left open, do not disconnect any connected pull-down resistors) when POC is released due to supply voltage startup.

2. DIFFERENCES BETWEEN μ PD67A, 67B, 68A, 68B, AND μ PD6P8, 6P8A, 6P8B

Table 2-1 shows the differences between the μ PD67A, 67B, 68A, 68B, and μ PD6P8, 6P8A, 6P8B.

The only differences between these models are the program memory, RAM retention detection voltage, internal oscillator, POC detection voltage, and supply voltage; the other CPU functions and internal peripheral hardware are the same.

The electrical specifications also differ slightly. For the electrical specifications, refer to the data sheet of each model.

Item	μ PD6P8	μ PD6P8A	μ PD6P8B	μPD67A	μPD67B	μPD68A	μ PD68B	
ROM	One-time PRO	DM		Mask ROM				
	2026×10 bits	3		1002×10 bits	5	2026 × 10 bits		
POC detection voltage		$V_{POC} = 1.8 V$		VPOC = 1.85 V	VPOC = 1.5 V	VPOC = 1.85 V	VPOC = 1.5 V	
		(TYP.)		(TYP.)	(TYP.)	(TYP.)	(TYP.)	
RAM retention	VID = 1.8 V	Vid =	1.6 V	VID = 1.4 V	VID = 1.5 V	VID = 1.4 V	$V_{\text{ID}} = 1.5 \text{ V}$	
detection voltage	(TYP.)	(TY	'P.)	(TYP.)	(TYP.)	(TYP.)	(TYP.)	
Internal oscillator	-		fx = 4 MHz					
			(TYP.)					
Supply voltage	VDD = 1.9 to 3	.6 V		VDD = 2.0 to 3.6 V	VDD = 1.65 to 3.6 V	VDD = 2.0 to 3.6 V	VDD = 1.65 to 3.6 V	
Electrical specifications	Some electric	al specificatior	ns, such as da	ta retention vol	tage and curre	ent consumptio	n, differ.	
	Refer to data	sheet of each	model for deta	ails.				

Table 2-1. Differences Between μ PD67A, 67B, 68A, 68B, and μ PD6P8, 6P8A, 6P8B

3. INTERNAL CPU FUNCTIONS

3.1 Program Counter (PC): 11 Bits

The program counter (PC) is a binary counter that holds the address information of the program memory.

Figure 3-1. Program Counter Configuration

PC	PC10 PC9	PC8	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0	
----	----------	-----	-----	-----	-----	-----	-----	-----	-----	-----	--

The PC contains the address of the instruction that should be executed next. Normally, the counter contents are automatically incremented in accordance with the instruction length (byte count) each time an instruction is executed.

However, when executing jump instructions (JMP, JC, JNC, JF, JNF), the PC contains the jump destination address written in the operand.

When executing the subroutine call instruction (CALL), the call destination address written in the operand is entered in the PC after the PC contents at the time are saved in the address stack register (ASR). If the return instruction (RET) is executed after the CALL instruction is executed, the address saved in the ASR is restored to the PC.

After reset, the value of the PC becomes "000H".

3.2 Stack Pointer (SP): 1 Bit

This is a 1-bit register that holds the status of the address stack register.

The stack pointer contents are incremented when the call instruction (CALL) is executed and decremented when the return instruction (RET) is executed.

When reset, the stack pointer contents are cleared to 0.

When the stack pointer overflows (stack level 2 or more) or underflows, the CPU is defined as hung up, a system reset signal is generated, and the PC becomes 000H.

As no instruction is available to set a value directly for the stack pointer, it is not possible to operate the pointer by means of a program.


3.3 Address Stack Register (ASR (RF)): 11 Bits

The address stack register saves the return address of the program after a subroutine call instruction is executed. The lower 8 bits are allocated in RF of the data memory as a alternate-function RAM. The register holds the ASR value even after the RET instruction is executed.

After reset, it holds the previous data (undefined when turning on the power).

Caution If RF is accessed as the data memory, the higher 4 bits become undefined.

Figure 3-2. Address Stack Register Configuration



3.4 Program Memory (One-Time PROM): 2,026 Steps \times 10 Bits

The one-time PROM consists of 10 bits per step, and is addressed by the program counter.

The program memory stores programs and table data, etc.

The 22 steps from FEAH to FFFH cannot be used in the test program area.




Figure 3-3. Program Memory Map

Note The test program area is designed so that a program or data placed in either of them by mistake is returned to the 000H address.

3.5 Data Memory (RAM): 32 \times 4 Bits

The data memory, which is a static RAM consisting of 32×4 bits, is used to retain processed data. The data memory is sometimes processed in 8-bit units. R0 can be used as the ROM data pointer.

RF is also used as the ASR.

After reset, R0 is cleared to 00H and R1 to RF retain the previous data (undefined when turning on the power).

R1n (higher 4 bits) R	lon (lower 4 bits	s)
R0		→Note 1
R ₁₀	Roo	
B1		
R11	R 01	
R2		
R12	R02	
R3		
R 13	Ros	
	_	
R14	R 04	
R5		
R15	Ros	
R16	Rog	
R7	5	
R ₁₇	R 07	
R8		
R18	Ros	
R9	D	
R19	Rog	
RA	ROA	
R1A RB	N 0A	
R _{1B}	Rob	
RC	LUB	
	Roc	
RD	1100	
R1D	Rod	
RE	100	
R1E	ROE	
RF		→Note 2
R1F	ROF	

Figure 3-4. Data Memory Configuration

- Notes 1. R0 alternately functions as the ROM data pointer (refer to 3.6 Data Pointer (DP)).
 - 2. RF alternately functions as the PC address stack (refer to 3.3 Address Stack Register (ASR (RF)).

3.6 Data Pointer (DP): 12 Bits

The ROM data table can be referenced by setting the ROM address in the data pointer to call the ROM contents. The lower 8 bits of the ROM address are specified by R0 of the data memory; and the higher 4 bits by bits 4 to 7 of the P3 register (CR0).

After reset, the pointer contents become 000H.

Figure 3-5. Data Pointer Configuration




3.7 Accumulator (A): 4 Bits

The accumulator, which refers to a register consisting of 4 bits, plays a leading role in performing various operations.

After reset, the accumulator contents are left undefined.

Figure 3-6. Accumulator Configuration



3.8 Arithmetic and Logic Unit (ALU): 4 Bits

The arithmetic and logic unit (ALU), which refers to an arithmetic circuit consisting of 4 bits, executes simple (mainly logical) operations.

3.9 Flags

3.9.1 Status flag (F)

Pin and timer statuses can be checked by executing the STTS instruction to check the status flag. The status flag is set (to 1) in the following cases.

- · If the condition specified with the operand is met when the STTS instruction is executed
- When standby mode is released.
- When the release condition is met at the point of executing the HALT instruction. (In this case, the system does not enter the standby mode.)

Conversely, the status flag is cleared (to 0) in the following cases:

- If the condition specified with the operand is not met when the STTS instruction is executed.
- When the status flag has been set (to 1), the HALT instruction executed, but the release condition is not met at the point of executing the HALT instruction. (In this case, the system does not enter the standby mode.)

Table 3-1. Conditions for Status Flag (F) to Be Set by STTS Instruction

Operand Value of STTS Instruction		struction	Condition for Status Flag (F) to Be Set				
b2	b1	bo	Condition for Status (1) to be Set				
0	0	0	High level is input to at least one of KI pins.				
0	1	1	High level is input to at least one of K _I pins.				
1	1	0	High level is input to at least one of KI pins.				
1	0	1	The down counter of the timer is 0.				
1 Either of the combinations of b ₂ , b ₁ , and b ₀ above.			[The following condition is added in addition to the above.] High level is input to at least one of $S_0^{Note 1}$, $S_1^{Note 1}$, or $S_2^{Note 2}$ pins.				
	b2 0 1 1 Either o	b2 b1 0 0 0 1 1 1 1 0 Either of the communication	b2 b1 b0 0 0 0 0 1 1 1 1 0 1 0 1				

- Notes 1. The S₀ and S₁ pins must be set to input mode (bit 2 and bit 0 of the P4 register are set to 0 and 1, respectively).
 - **2.** The use of STOP mode release for the S_2 pin must be enabled (bit 3 of the P4 register is set to 1).

3.9.2 Carry flag (CY)

The carry flag is set (to 1) in the following cases:

- If the ANL instruction or the XRL instruction is executed when bit 3 of the accumulator is 1 and bit 3 of the operand is 1.
- If the RL instruction or the RLZ instruction is executed when bit 3 of the accumulator is 1.
- If the INC instruction or the SCAF instruction is executed when the value of the accumulator is 0FH.

The carry flag is cleared (to 0) in the following cases:

- If the ANL instruction or the XRL instruction is executed when at least either bit 3 of the accumulator or bit 3 of the operand is 0.
- If the RL instruction or the RLZ instruction is executed when bit 3 of the accumulator is 0.
- If the INC instruction or the SCAF instruction is executed when the value of the accumulator is other than 0FH.
- If the ORL instruction is executed.
- When data is written to the accumulator by the MOV instruction or the IN instruction.

4. PORT REGISTERS (PX)

The K_{1/O} port, the K₁ port, the special ports (S₀, S₁/LED, S₂), and the control registers are treated as port registers. After reset, the port register values are as shown below.

			Port re	egister				After reset		
			F	20				FFH		
	Р	10			P					
K 1/07	KI/O6	K1/05	K1/04	Ki/o3	K 1/02	KI/O1	K1/00			
	P1									
	P11 P01									
Кıз	Kı2	Kıı	Kıo	S1/LED	S₀	S2	1			
			P3 (contro	l register 0)				0000×000B ^{Note 2}		
	Р	13			P	03				
DP11	DP 10	DP9	DP ₈	RAM retention flag	-	_	-			
	P4 (control register 1)									
	Р	14			P					
0	0	K⊢ Pull-down	S₀/S₁ Pull-down	S2 STOP release	S1/LED mode	Ki/o mode	S₀ mode			

Figure 4-1. Port Register Configuration

Notes 1. $\times:$ Refers to the value based on the K1 and S2 pin state.

2. \times : Refers to the value based on decrease of power supply voltage (0 when VDD \leq VID)

Remark VID: RAM retention detection voltage

Table 4-1.	Relationship	Between	Ports and	Reading/Writing
	ricialionip	Dettreen	i onto una	neuting/ mining

Port Name	Input	Mode	Output Mode		
Fort Name	Read	Write			
Ki/o	Pin state	Output latch	Output latch	Output latch	
Kı	Pin state	—	—		
S₀	Pin state	_	Note		
S1/LED	Pin state	—	Pin state		
S ₂	Pin state				

Note When in OFF mode, "1" is always read.

4.1 Ki/o Port (P0)

The K_{I/O} port is an 8-bit I/O port for key scan output.

I/O mode is set by bit 1 of the P4 register.

If a read instruction is executed, the pin state can be read in input mode, whereas the output latch contents can be read in output mode.

If a write instruction is executed, data can be written to the output latch regardless of input or output mode. After reset, the port is placed in output mode and the value of the output latch (P0) becomes 1111 1111B. The K_{VO} port incorporates a pull-down resistor, allowing pull-down in input mode only.

Caution When a key is double-pressed, a high-level output and a low-level output may conflict at the Kuo port. To avoid this, the low-level output current of the Kuo port is held low. Therefore, be careful when using the Kuo port for purposes other than key scan output.

The K_{VO} port is designed so that even when connected directly to V_{DD} within the normal supply voltage range (V_{DD} = 1.9 to 3.6 V), no problem occurs.

Table 4-2. KI/O Port (P0)

Bit	b7	b ₆	b₅	b4	bз	b ₂	b1	bo
Name	K1/07	K1/06	Ki/O5	K1/04	Кі/оз	KI/O2	KI/O1	K1/00

bo to b7: When reading:

In input mode, the Ki/o pin's state is read.

In output mode, the Ki/o pin's output latch contents are read.

When writing: Data is written to the K_{I/O} pin's output latch regardless of input or output mode.

4.2 KI Port/Special Ports (P1)

4.2.1 K₁ port (P₁₁: bits 4 to 7 of P1)

The K₁ port is a 4-bit input port for key input. The pin state can be read.

The use of a pull-down resistor for the K_I port can be specified in 4-bit units by software using bit 5 of the P4 register. After reset, a pull-down resistor is connected.

Table 4-3.	K _l /Special	Port Register (P1)	
------------	-------------------------	--------------------	--

Bit		b7	b	b₅	b4	b₃	b ₂	bı	bo
Nar	me	Кіз	Kı2	Kıı	Kio	S1/LED	S₀	S ₂	Fixed to "1"

b1: The state of the S2 pin is read (read only).

b2: In input mode, state of the S_0 pin is read (read only). In OFF mode, this bit is fixed to 1.

b₃: The state of the S_1/\overline{LED} pin is read regardless of input/output mode (read only).

b4 to b7: The state of the KI pin is read (read only).

Caution In order to prevent malfunction, be sure to input a low level to one or more of pins K₁₀ to K₁₃ when POC is released by supply voltage rising (Can be left open. When open, leave the pull-down resistor connected).

4.2.2 So port (bit 2 of P1)

The S₀ port is an input/OFF mode port.

The pin state can be read by setting this port to input mode using bit 0 of the P4 register.

In input mode, the use of a pull-down resistor for the S₀ and S₁/LED port can be specified in 2-bit units by software using bit 4 of the P4 register.

If input mode is released (thus set to OFF mode), the pin becomes high-impedance but is configured so that through current does not flow internally. In OFF mode, 1 can be read regardless of the pin state.

After reset, S₀ is set to OFF mode, thus becoming high-impedance.

4.2.3 S1/LED port (bit 3 of P1)

The S_1/\overline{LED} port is an I/O port.

Input or output mode can be set using bit 2 of the P4 resister. The pin state can be read in both input mode and output mode.

When in input mode, the use of a pull-down resistor for the S₀ and S₁/ $\overline{\text{LED}}$ ports can be specified in 2-bit units by software using bit 4 of the P4 register.

When in output mode, the pull-down resistor is automatically disconnected and this pin becomes the remote control transmission display pin (refer to **5 TIMER**).

After reset, S₁/LED is placed in output mode, and a high level is output.

4.2.4 S₂ port (bit 1 of P1)

The S2 port is an input port.

Use of STOP mode release for the S_2 port can be specified by bit 3 of the P4 register.

When using the pin as a key input from a key matrix, enable (bit 3 of the P4 register is set to 1) the use of STOP mode release (at this time, a pull-down resistor is connected internally.) When STOP mode release is disabled (bit 3 of the P4 register is set to 0), it can be used as an input port that does not release the STOP mode even if the release condition is met (at this time, a pull-down resistor is not connected internally.)

The state of the pin can be read in both cases.

After reset, S₂ is set to input mode where the STOP mode release is disabled, and enters a high-impedance state.

4.3 Control Register 0 (P3)

Control register 0 consists of 8 bits. The contents that can be controlled are as shown below. After reset, the register becomes $0000 \times 000B^{Note}$.

Note \times : Refers to the value based on a decrease of power supply voltage (0 when VDD \leq VID)

Remark VID: RAM retention detection voltage

Bit		b7 ^{Note}	b6	b5	b4	b₃	b ₂	b1	bo
Name		DP (Data Pointer) RAM —							
		DP11	DP10	DP۹	DP8	flag			
Setting	0	0	0	0	0	Not retainable	Fixed to 0		
	1	1	1	1	1	Retainable			
After reset		0	0	0	0	0	0	0	0

Table 4-4. Control Register 0 (P3)

b3: RAM retention flag. For function details, refer to 4.3.1 RAM retention flag (bit 3 of P3).b4 to b7: Specify the higher bits of the ROM data pointer (DP₈ to DP₁₁).

Note Set b₇ to 0 in the case of the μ PD6P8, 6P8A, 6P8B.

4.3.1 RAM retention flag (bit 3 of P3)

The RAM retention flag indicates whether the supply voltage has fallen below the level at which the contents of the RAM are lost while the battery is being exchanged or when the battery voltage has dropped.

This flag is at bit 3 of control register 0 (P3).

It is cleared to 0 if the supply voltage drops below the RAM retention detection voltage. If this flag is 0, it can be judged that the RAM contents have been lost or that power has just been applied. This flag can be used to initialize the RAM via software. After initializing the RAM and writing the necessary data to it, set this RAM retention flag to 1 by software. At this time, 1 means that data has been set to the RAM.




Figure 4-2. Supply Voltage Transition and Detection Voltage (µPD6P8)

- (1) If the supply voltage rises after the battery has been set, and exceeds V_{POC} (POC detection voltage), reset is cleared. Because the supply voltage rises from 0 V, which is lower than V_{ID} (RAM retention detection voltage), the RAM retention flag remains in the initial status 0.
- (2) The supply voltage has now risen to the level at which the device can operate. Write the necessary data to the RAM and set the RAM retention flag to 1.
- (3) The device is reset if the supply voltage drops below VPOC. At point (A) in the figure, the voltage is lower than VID. Consequently, the RAM retention flag is cleared to 0.
- (4) If the RAM retention flag is checked by software after reset has been cleared, it is 0. This means that the contents of the RAM may have been lost. If this case, initialize the RAM by software.
- Cautions 1. The software developed for the μ PD67A, 68A and 69A (using the RAM retention flag) can be used for the μ PD6P8 as is.
 - 2. Unlike the μ PD67A, 68A and 69A, the RAM retention detection voltage of the μ PD6P8 is the same as the POC detection voltage. When software is newly developed, it is not necessary to use the RAM retention flag if only the RAM is initialized by reset.




Figure 4-3. Supply Voltage Transition and Detection Voltage (µPD6P8A, 6P8B)

- (1) If the supply voltage rises after the battery has been set, and exceeds VPoc (POC detection voltage), reset is cleared. Because the supply voltage rises from 0 V, which is lower than VID (RAM retention detection voltage), the RAM retention flag remains in the initial status 0.
- (2) The supply voltage has now risen to the level at which the device can operate. Write the necessary data to the RAM and set the RAM retention flag to 1.
- (3) The device is reset if the supply voltage drops below VPOC. At point (A) in the above figure, the RAM retention flag remains 1 because the supply voltage is higher than VID at this point.
- (4) If the RAM retention flag is checked by software after reset has been cleared, it is 1. This means that the contents of the RAM have not been lost. It is therefore not necessary to initialize the RAM by software.
- (5) The device is reset if the supply voltage drops below VPOC. At point (B) in the figure, the voltage is lower than VID. Consequently, the RAM retention flag is cleared to 0.
- (6) If the RAM retention flag is checked by software after reset has been cleared, it is 0. This means that the contents of the RAM may have been lost. If this case, initialize the RAM by software.

4.4 Control Register 1 (P4)

Control register 1 consists of 8 bits. The contents that can be controlled are as shown below. After reset, the register becomes 0010 0110B.

Bit		b7	b	b₅	b4	b₃	b ₂	bı	bo
Name		_	—	Kı	S0/S1	S2	S_1/\overline{LED}	Kı/o	S₀
				Pull-down	Pull-down	STOP release	mode	mode	mode
Setting	0	Fixed	Fixed	OFF	OFF	Disable	S1	IN	OFF
	1	to 0	to 0	ON	ON	Enable	LED	OUT	IN
After rese	et	0	0	1	0	0	1	1	0

Table 4-5. Control Register 1 (P4)

bo: Specifies the input mode of the So port. 0 = OFF mode (high impedance); 1 = IN (input mode).

- b1: Specifies the I/O mode of the KI/O port.
 - 0 = IN (input mode); 1 = OUT (output mode).
- b2: Specifies the I/O mode of the S1/ $\overline{\text{LED}}$ port. 0 = S1 (input mode); 1 = $\overline{\text{LED}}$ (output mode).
- b3: Specified the use of STOP mode release by S2 port (with/without pull-down resistor). 0 = disable (without pull-down); 1 = enable (with pull-down).
- b4: Specifies the use of a pull-down resistor in S_0/S_1 port input mode. 0 = OFF (not used); 1 = ON (used)
- b5: Specifies the use of a pull-down resistor for the K₁ port. 0 = OFF (not used); 1 = ON (used).


Remark In output mode or in OFF mode, all the pull-down resistors are automatically disconnected.

5. TIMER

5.1 Timer Configuration

The timer is the block used for creating a remote control transmission pattern. As shown in Figure 4-1, it consists of a 9-bit down counter (t₈ to t₀), a flag (t₉) permitting the 1-bit timer output, and a zero detector.

Figure 5-1. Timer Configuration



5.2 Timer Operation

The timer starts (counting down) when a value other than 0 is set for the down counter with a timer manipulation instruction. The timer manipulation instructions for making the timer start operation are shown below:

MOV T0, A MOV T1, A MOV T, #data10 MOV T, @R0

The down counter is decremented (-1) in the cycle of 64/fx. If the value of the down counter becomes 0, the zero detector generates the timer operation end signal to stop the timer operation. At this time, if the timer is in HALT mode (HALT #×101B) waiting for the timer to stop its operation, the HALT mode is released and the instruction following the HALT instruction is executed. The output of the timer operation end signal is continued while the down counter is 0 and the timer is stopped. The following relational expression applies between the timer's output time and the down counter's set value.

Timer output time = (Set value + 1) \times 64/fx - 4/fx

In addition, when the timer is set successively, the timer output time is also 4/fx shorter than the total time. An example is shown below.

Example When fx = 4 MHz

MOV T, #3FFH STTS #05H HALT #05H MOV T, #232H STTS #05H HALT #05H

In the case above, the timer output time is as follows.

 $\begin{array}{l} (\text{Set value + 1}) \times 64/\text{fx} + (\text{Set value + 1}) \times 64/\text{fx} - 4/\text{fx} \\ = (511 + 1) \times 64/4 + (50 + 1) \times 64/4 - 4/4 \\ = 9.007 \text{ ms} \end{array}$


By setting the flag (t₉) that enables the timer output to 1, the timer can output its operation status from the S₁/ LED pin and the REM pin. The REM pin can also output the carrier while the timer is in operation.

Table 5-1. Timer Output (at $t_9 = 1$)

	S1/LED Pin	REM Pin	
Timer operating	Low level	High level (or carrier output ^{Note})	
Timer halting	High level	Low level	

Note The carrier output results if bit 9 (CARY) of the high-level period setting modulo register (MOD1) is cleared (to 0).







5.3 Carrier Output

5.3.1 Carrier output generator

The carrier generator consists of a 9-bit counter and two modulo registers for setting the high- and low-level periods (MOD1 and MOD0 respectively).





Notes 1. Bit 9 of the modulo register for setting the low-level period (MOD0) is fixed to 0.
2. t₉: Flag that enables timer output (timer block) (see Figure 5-1 Timer Configuration)

The carrier duty ratio and carrier frequency can be determined by setting the high- and low-level widths using the respective modulo registers. Each of these widths can be set in a range of 250 ns to 64 μ s (@ fx = 4 MHz). The system clock multiplied by 2 is used for the 9-bit counter input (8 MHz when fx = 4 MHz). MOD0 and MOD1 are read and written using timer manipulation instructions.

MOV A, M00	MOV M00, A	MOV M0, #data10
MOV A, M01	MOV M01, A	MOV M1, #data10
MOV A, M10	MOV M10, A	MOV M0, @R0
MOV A, M11	MOV M11, A	MOV M1, @R0

The values of MOD0 and MOD1 can be calculated from the following expressions.

 $\begin{aligned} \text{MOD0} &= (2 \times \text{fx} \times (1 - \text{D}) \times \text{T}) - 1 \\ \text{MOD1} &= (2 \times \text{fx} \times \text{D} \times \text{T}) - 1 \end{aligned}$

Caution Be sure to input values in range of 001H to 1FFH to MOD0 and MOD1.

Remark D: Carrier duty ratio (0 < D < 1)

- fx: Input clock (MHz)
- T: Carrier cycle (µs)

NEC


5.3.2 Carrier output control


Remote controller carrier can be output from the REM pin by clearing (0) bit 9 (CARY) of the modulo register for setting the high-level period (MOD1).

When performing carrier output, be sure to set the timer operation after setting the MOD0 and MOD1 values. Note that a malfunction may occur if the values of MOD0 and MOD1 are changed while carrier is being output from the REM pin.

Executing the timer manipulation instruction starts the carrier output from the low level.

If the timer's down counter reaches 0 during carrier output, carrier output is stopped and the REM pin becomes low level. If the down counter reaches 0 while the carrier output is high level, carrier output will stop after first becoming low level following the set period of high level.





Note If the down counter reaches 0 while the carrier output is high level, carrier output will stop after becoming low level.

MOD1 Bit 9 (CARY)	Timer Output Enable Flag (Timer Block t ₉)	9-Bit Down Counter (Timer Block t₀ to t๏)	REM Pin
_	_	0	Low-level output
_	— 0		
0	1		Carrier output ^{Note}
1			High-level output


Table 5-2. REM Pin Output

Note Input values in the range of 001H to 1FFH to MOD0 and MOD1.

Caution MOD0 and MOD1 must be set while the REM pin is low level ($t_9 = 0$ or t_0 to $t_8 = 0$).

Setting Value		tн (µs)	t∟ (μs)	Τ (μs)	fc (kHz)	Duty
MOD1	MOD0	_		. ,	. ,	
01H	01H	0.25	0.25	0.5	2,000	1/2
07H	0BH	1.0	1.5	2.5	400	2/5
13H	13H	2.5	2.5	5.0	200	1/2
27H	27H	5.0	5.0	10	100	1/2
41H	41H	8.25	8.25	16.5	60.6	1/2
41H	85H	8.25	16.75	25	40	1/3
45H	89H	8.75	17.25	26.0	38.5	1/3
45H	8BH	8.75	17.5	26.25	38.10	1/3
45H	8CH	8.75	17.625	26.375	37.9	1/3
47H	91H	9.0	18.25	27.25	36.7	1/3
48H	94H	9.125	18.625	27.75	36.0	1/3
69H	D5H	13.25	26.75	40.0	25	1/3
77H	77H	15.0	15.0	30.0	33.3	1/2
C7H	C7H	25.0	25.0	50.0	20	1/2
FFH	FFH	32.0	32.0	64.0	15.6	1/2

Table 5-3. Example of Carrier Frequency Settings (fx = 4 MHz)



5.4 Software Control of Timer Output

LED

REM

NEC

The timer output can be controlled by software. As shown in Figure 4-5, a pulse with a minimum width of $\frac{64}{fx} - \frac{4}{fx}$ can be output.




Figure 5-5. Output of Pulse of 1-Instruction Cycle Width

6. STANDBY FUNCTION

6.1 Outline of Standby Function

To save current consumption, two types of standby modes, i.e., HALT mode and STOP mode, have been provided available.

In STOP mode, the system clock stops oscillation. At this time, the XIN and XOUT pins are fixed to a low level. In HALT mode, CPU operation halts, while the system clock continues oscillation. When in HALT mode, the timer (including REM output and LED output) operates.

In either STOP mode or HALT mode, the statuses of the data memory, accumulator, and port registers, etc. immediately before the standby mode is set are retained. Therefore, make sure to set the port status for the system so that the current consumption of the whole system is suppressed before the standby mode is set.

			STOP Mode	HALT Mode	
Setting instru	Setting instruction		HALT instruction		
Clock oscilla	tor		Oscillation stopped	Oscillation continued	
	CPU Data memory Operation Accumulator		Operation halted		
			Immediately preceding status retained		
Operation			Immediately preceding status retained		
statuses	Flag F		• 0 (When 1, the flag is not placed in the standby mode.)		
	CY		Immediately preceding status retained		
	Port register Timer		Immediately preceding status retained		
			Operation halted	• Operable	
			(The count value is reset to "0")		

Table 6-1. Statuses During Standby Mode

Cautions 1. Write the NOP instruction as the first instruction after STOP mode is released.

- 2. When standby mode is released, the status flag (F) is set (to 1).
- 3. If, at the point the standby mode has been set, its release condition is met, then the system does not enter the standby mode. However, the status flag (F) is set (1).

6.2 Standby Mode Setting and Release

The standby mode is set with the HALT #b3b2b1b0B instruction for both STOP mode and HALT mode. For the standby mode to be set, the status flag (F) is required to have been cleared (to 0).

The standby mode is released by the release condition specified with the reset (POC) or the operand of HALT instruction. If the standby mode is released, the status flag (F) is set (to 1).

Even when the HALT instruction is executed in the state that the status flag (F) has been set (to 1), the standby mode is not set. If the release condition is not met at this time, the status flag is cleared (to 0). If the release condition is met, the status flag remains set (to 1).

Even in the case when the release condition has been already met at the point that the HALT instruction is executed, the standby mode is not set. Here, also, the status flag (F) is set (to 1).

Caution Depending on the status of the status flag (F), the HALT instruction may not be executed. Be careful about this. For example, when setting HALT mode after checking the key status with the STTS instruction, the system does not enter HALT mode as long as the status flag (F) remains set (to 1) and thus sometimes performs an unintended operation. In this case, the intended operation can be realized by executing the STTS instruction immediately after setting the timer to clear (to 0) the status flag.

STTS E	#03H	;To check the Ki pin status.
MOV	T, #0xxH	;To set the timer
STTS	#05H	;To clear the status flag
÷	(During this	s time, be sure not to execute an instruction that may set the status flag.)
HALT	#05H	;To set HALT mode
	: MOV STTS :	: MOV T, #0xxH STTS #05H : (During this

Table 6-2. Addresses Executed After Standby Mode Release

Release Condition	Address Executed After Release		
Reset	Address 0		
Release condition shown in Table 5-3	The address following the HALT instruction		

	Operand Value of HALT Instruction		Setting Mode	Precondition for Setup	Release Condition		
bз	b2	bı	b٥				
0	0	0	0	STOP	All K _{I/O} pins are high-level output.	High level is input to at least one of K ₁ pins.	
	0	1	1	STOP	All K _{1/0} pins are high-level output.	High level is input to at least one of K ₁ pins.	
	1	1	0	STOP ^{Note 1}	The K _{I/00} pin is high-level output.	High level is input to at least one of K ₁ pins.	
1	Any of the		STOP	[The following condition is add	is added in addition to the above.]		
	combinations of				High level is input to at least one		
	b2b1b0 above				of S_0 , S_1 and S_2 pins ^{Note 2} .		
0/1	1 0 1		HALT	_	When the timer's down counter is 0		

Table 6-3. Standby Mode Setup (HALT #b3b2b1b0B) and Release Conditions

- **Notes 1.** When setting HALT #×110B, configure a key matrix by using the K_{1/00} pin and the K₁ pin so that the standby mode can be released.
 - 2. At least one of the S₀, S₁ and S₂ pins (the pin used for releasing the standby mode) must be specified as follows:

So, S1 pins: Input mode (specified by bits 0 and 2 of the P4 register)

S2 pin: Use of STOP mode release enabled (specified by bit 3 of the P4 register)

- Cautions 1. The internal reset takes effect when the HALT instruction is executed with an operand value other than that above or when the precondition has not been satisfied when executing the HALT instruction.
 - 2. If STOP mode is set when the timer's down counter is not 0 (timer operating), the system is placed in STOP mode only after all the 10 bits of the timer's down counter and the timer output permit flag are cleared to 0.
 - 3. Write the NOP instruction as the first instruction after STOP mode is released.

NEC

6.3 Standby Mode Release Timing

(1) STOP mode release timing





Figure 6-1. STOP Mode Release by Release Condition

 α : Oscillation growth time

- Caution When a release condition is met in the STOP mode, the device is released from the STOP mode, and goes into a wait state. At this time, if the release condition is not held, the device goes into STOP mode again after the wait time has elapsed. Therefore, when releasing the STOP mode, it is necessary to hold the release condition longer than the wait time.
- (2) HALT mode release timing





7. RESET

A system reset is effected by the following causes:

- · When the POC circuit has detected low power-supply voltage
- When the operand value is illegal or does not satisfy the precondition when the HALT instruction is executed
- When the accumulator is 0H when the RLZ instruction is executed
- · When stack pointer overflows or underflows

Hard	ware		 Reset by On-Chip POC Circuit During Operation Reset by Other Factors^{Note 1} 	 Reset by the On-Chip POC Circuit During Standby Mode 							
PC (11 bi	ts)		000H								
SP (1 bit)			0B								
Data	R0 =	DP	000H								
memory	R1 to	RF	Undefined	defined							
Accumula											
Status fla	g (F)		0B								
Carry flag	(CY)		0B								
Timer (10	bits)		000H								
Port regis	ter	P0	FFH								
P1			xxxx 11x1B ^{Note 2}								
Control re	gister	P3	0000×000BNote 3								
		P4	26H								

Table 7-1. Hardware Statuses After Reset

Notes 1. The following resets are available.

- Reset when executing the HALT instruction (when the operand value is illegal or does not satisfy the precondition)
- Reset when executing the RLZ instruction (when A = 0)
- Reset by stack pointer's overflow or underflow
- **2.** \times : Refers to the value by the K₁ or S₂ pin status.

In order to prevent malfunction, be sure to input a low level to one or more of pins K₁₀ to K₁₃ when POC is released by supply voltage rising (Can be left open. When open, leave the pull-down resistor connected).

3. \times : Refers to the value based on a decrease of power supply voltage (0 when VDD \leq VID).

Remark VID: RAM retention detection voltage

8. POC CIRCUIT

The POC circuit monitors the power supply voltage and applies an internal reset to the microcontroller when the battery is replaced.


- Cautions 1. There are cases in which the POC circuit cannot detect a low power supply voltage of less than 1 ms. Therefore, if the power supply voltage has become low for a period of less than 1 ms, the POC circuit may malfunction because it does not generate an internal reset signal.
 - 2. Clock oscillation is stopped by the resonator due to low power supply voltage before the POC circuit generates the internal reset signal. In this case, malfunction may result when the power supply voltage is recovered after the oscillation is stopped. This type of phenomenon takes place because the POC circuit does not generate an internal reset signal (because the power supply voltage recovers before the low power supply voltage is detected) even though the clock has stopped. If, by any chance, a malfunction has taken place, remove the battery for a short time and put it back. In most cases, normal operation will be resumed.
 - 3. In order to prevent malfunction, be sure to input a low level to one or more of pins K₁₀ to K₁₃ when POC is released due to supply voltage rising (Can be left open. When open, leave the pull-down resistor connected).

8.1 Functions of POC Circuit

The POC circuit has the following functions:

- Generates an internal reset signal when $V_{\text{DD}} \leq V_{\text{POC}}.$
- Cancels an internal reset signal when VDD > VPOC.

Here, VDD: power supply voltage, VPOC: POC detection voltage.



- **Notes 1.** Actually, oscillation stabilization wait time must elapse before the circuit is switched to operation mode. The oscillation stabilization wait time is about 534/fx to 918/fx (when about 134 to $230 \ \mu s$; @ fx = 4 MHz).
 - For the POC circuit to generate an internal reset signal when the power supply voltage has fallen, it is necessary for the power supply voltage to be kept less than the VPOC for the period of 1 ms or more. Therefore, in reality, there is the time lag of up to 1 ms until the reset takes effect.
 - 3. The POC detection voltage (VPoc) varies between approximately 1.7 to 1.9 V; thus, the reset may be canceled at a power supply voltage smaller than the guaranteed range (VDD = 1.9 to 3.6 V). However, as long as the conditions for operating the POC circuit are met, the actual lowest operating power supply voltage becomes lower than the POC detection voltage. Therefore, there is no malfunction occurring due to a shortage of power supply voltage. However, malfunction for such reasons as the clock not oscillating due to low power supply voltage may occur (refer to Cautions 3 in 8 POC CIRCUIT).

8.2 Oscillation Check at Low Supply Voltage


A reliable reset operation can be expected of the POC circuit if it satisfies the condition that the clock can oscillate even at low power supply voltage (the oscillation start voltage of the resonator being even lower than the POC detection voltage). Whether this condition is met or not can be checked by measuring the oscillation status in a product that actually includes a POC circuit, as follows.


- <1>Connect a storage oscilloscope to the Xout pin so that the oscillation status can be measured.
- <2>Connect a power supply whose output voltage can be varied and then gradually raise the power supply voltage VDD from 0 V (making sure to avoid VDD > 3.6V).

At first (during VDD < approx. 1.7 V), the XOUT pin is 0 V regardless of the VDD. However, at the point that VDD reaches the POC detection voltage (VPOC = 1.8 V (TYP.)), the voltage of the XOUT pin jumps to about 0.5VDD. Maintain this power supply voltage for a while to measure the waveform of the XOUT pin. If by any chance the oscillation start voltage of the resonator is lower than the POC detection voltage, the growing oscillation of the XOUT pin can be confirmed within several ms after the VDD has reached the VPOC.

9. SYSTEM CLOCK OSCILLATOR (µPD6P8, 6P8A)

The system clock oscillator consists of oscillators for ceramic resonators (fx = 3.5 to 4.5 MHz).





The system clock oscillator stops oscillating when a reset is applied or in STOP mode.

Caution When using the system clock oscillator, wire as follows in the area enclosed by the broken lines in the above figure to avoid an adverse effect from wiring capacitance.

- Keep the wiring length as short as possible.
- Do not cross the wiring with the other signal lines. Do not route the wiring near a signal line through which a high fluctuating current flows.
- Always make the ground point of the oscillator capacitor the same potential as GND. Do not ground the capacitor to a ground pattern through which a high current flows.
- Do not fetch signals from the oscillator.


10. INSTRUCTION SET

10.1 Machine Language Output by Assembler


The bit length of the machine language of this product is 10 bits per word. However, the machine language that is output by the assembler is extended to 16 bits per word. As shown in the example below, the extension is made by inserting 3-bit extended bits (111) in two locations.

Figure 10-1. Example of Assembler Output (10 Bits Extended to 16 Bits)

<1> In the case of "ANL A, @R0H"



<2> In the case of "OUT P0, #data8"



10.2 Circuit Symbol Description

ASR: Address stack register addr: Program memory address	
CY: Carry flag	
data4: 4-bit immediate data	
data8: 8-bit immediate data	
data10: 10-bit immediate data	
F: Status flag	
M0: Modulo register for setting the low-level period	
M00: Modulo register for setting the low-level period (lower 4 bit	5)
M01: Modulo register for setting the low-level period (higher 4 bi	ts)
M1: Modulo register for setting the high-level period	
M10: Modulo register for setting the high-level period (lower 4 bi	ts)
M11: Modulo register for setting the high-level period (higher 4 b	its)
PC: Program Counter	
Pn: Port register pair $(n = 0, 1, 3, 4)$	
P0n: Port register (lower 4 bits)	
P1n: Port register (higher 4 bits)	
ROMn: Bit n of the program memory's $(n = 0 \text{ to } 9)$	
Rn: Register pair	
R0n: Data memory (General-purpose register; n = 0 to F)	
R1n: Data memory (General-purpose register; n = 0 to F)	
SP: Stack Pointer	
T: Timer register	
T0: Timer register (lower 4 bits)	
T1: Timer register (higher 4 bits)	
(×): Content addressed with \times	

10.3 Mnemonic to/from Machine Language (Assembler Output) Contrast Table

Accumulator Operation Instructions

NEC

Maamania	Onerand	Instruction Code			Operation	Instruction	Instruction
Mnemonic	Operand	1st Word	2nd Word	3rd Word	Operation	Length	Cycle
ANL	A, R0n	FBEn			$(A) \leftarrow (A) \land (Rmn) m = 0, 1 n = 0 \text{ to } F$	1	1
	A, R1n	FAEn			CY ← A₃ • Rmn₃		
	A, @R0H	FAF0			(A) ← (A) ∧ ((P13), (R0)) ₇₋₄		
					$CY \leftarrow A_3 \bullet ROM_7$		
	A, @R0L	FBF0			(A) ← (A) ∧ ((P13), (R0)) ₃₋₀		
					$CY \gets A_3 \bullet ROM_3$		
	A, #data4	FBF1	data4		$(A) \leftarrow (A) \land data4$	2	
					$CY \leftarrow A_3 \cdot data4_3$		
ORL	A, R0n	FDEn			$(A) \leftarrow (A) \lor (Rmn)$ m = 0, 1 n = 0 to F	1	
	A, R1n	FCEn			$CY \leftarrow 0$		
	A, @R0H	FCF0			(A) ← (A) ∨ ((P13), (R0)) ₇₋₄		
					$CY \leftarrow 0$		
	A, @R0L	FDF0			(A) ← (A) ∨ ((P13), (R0)) ₃₋₀		
					$CY \leftarrow 0$		
	A, #data4	FDF1	data4		$(A) \leftarrow (A) \lor data4$	2	
					$CY \leftarrow 0$		
XRL	A, R0n	F5En			$(A) \leftarrow (A) \nleftrightarrow (Rmn) \ m = 0, \ 1 \ n = 0 \ to \ F$	1	
	A, R1n	F4En			CY ← A₃ • Rmn₃		
	A, @R0H	F4F0			(A) ← (A) ∀ ((P13), (R0)) ₇₋₄		
					$CY \leftarrow A_3 \bullet ROM_7$		
	A, @R0L	F5F0			(A) ← (A) ∀ ((P13), (R0)) ₃₋₀		
					$CY \gets A_3 \bullet ROM_3$		
	A, #data4	F5F1	data4		$(A) \leftarrow (A) \neq data4$	2	
					$CY \leftarrow A_3 \bullet data4_3$		
INC	А	F4F3			$(A) \leftarrow (A) + 1$	1	
					if (A) = 0 CY \leftarrow 1		
					else CY \leftarrow 1		
RL	А	FCF3			$(A_{n+1}) \leftarrow (A_n), \ (A_0) \leftarrow (A_3)$		
					$CY \gets A_3$		
RLZ	А	FEF3			if A = 0 reset		
					else (An+1) \leftarrow (An), (Ao) \leftarrow (A3)		
					$CY \leftarrow A_3$		

I/O Instructions

Mnemonic	Operand	Ins	struction Co	de	Operation	Instruction	Instruction
witternottic	Operand	1st Word	2nd Word	3rd Word	Operation	Length	Cycle
IN	A, P0n	FFF8 + n	—	—	$(A) \leftarrow (Pmn) m = 0, 1 n = 0, 1, 3, 4$	1	1
	A, P1n	FEF8 + n	—	—	$CY \leftarrow 0$		
OUT	P0n, A	E5F8 + n	_	_	$(Pmn) \leftarrow (A) m = 0, \ 1 n = 0, \ 1, \ 3, \ 4$		
	P1n, A	E4F8 + n	—	—			
ANL	A, P0n	FBF8 + n	—	_	$(A) \leftarrow (A) \land (Pmn) m = 0, 1 n = 0, 1, 3, 4$		
	A, P1n	FAF8 + n	_	_	CY ← A₃ • Pmn₃		
ORL	A, P0n	FDF8 + n	—	—	$(A) \leftarrow (A) \lor (Pmn) m = 0, \ 1 n = 0, \ 1, \ 3, \ 4$		
	A, P1n	FCF8 + n	_	—	$CY \leftarrow 0$		
XRL	A, P0n	F5F8 + n	_	_	$(A) \leftarrow (A) \forall (Pmn) m = 0, 1 n = 0, 1, 3, 4$		
	A, P1n	F4F8 + n	_	_	$CY \leftarrow A_3 \bullet Pmn_3$		

Mnemonic	Operand	Instruction Code			Operation		Instruction	Instruction
	Operanu	1st Word	2nd Word	3rd Word	Operation		Length	Cycle
OUT	Pn, #data8	E6F8 + n	data8		(Pn) ← data8	n = 0, 1, 3, 4	2	1

Remark Pn: P1n to P0n are dealt with in pairs.

Data Transfer Instruction

Mnemonic	Operand	Instruction Code			Operation	Instruction	Instruction
winemonic	Operanu	1st Word	2nd Word	3rd Word	Operation	Length	Cycle
MOV	A, R0n	FFEn			$(A) \leftarrow (Rmn) \qquad m = 0, 1 \ n = 0 \text{ to } F$	1	1
	A, R1n	FEEn			$CY \leftarrow 0$		
	A, @R0H	FEF0			(A) ← ((P13), (R0)) ₇₋₄		
					$CY \leftarrow 0$		
	A, @R0L	FFF0			(A) ← ((P13), (R0))₃₋₀		
					$CY \leftarrow 0$		
	A, #data4	FFF1	data4		(A) ← data4	2	
					$CY \leftarrow 0$		
	R0n, A	E5En			$(Rmn) \leftarrow (A) \qquad m = 0, \ 1 n = 0 \text{ to } F$	1	
	R1n, A	E4En					

Mnemonic	Operand	Instruction Code			Operation	Instruction	Instruction
witternortic	Operatio	1st Word	2nd Word	3rd Word	Operation	Length	Cycle
MOV	Rn, #data8	E6En	data8		$(\texttt{R1n to } \texttt{R0n}) \leftarrow \texttt{data8} \qquad \texttt{n = 0 to } \texttt{F}$	2	1
	Rn, @R0	E7En	—	_	(R1n to R0n) \leftarrow ((P13), (R0))n = 1 to F	1	

Remark Rn: R1n to R0n are handled in pairs.

Branch Instructions

Mnemonic	Operand	Ins	struction Co	de	Operation	Instruction	Instruction
winemonic	Operand	1st Word	2nd Word	3rd Word	Operation	Length	Cycle
JMP	addr (Page 0)	E8F1	addr		$PC \leftarrow addr$	2	1
	addr (Page 1)	E9F1	addr				
	addr (Page 2)	E8F4	addr				
	addr (Page 3)	E9F4	addr				
JC	addr (Page 0)	ECF1	addr		if $CY = 1$ PC \leftarrow addr		
	addr (Page 1)	EAF1	addr		else PC \leftarrow PC + 2		
	addr (Page 2)	ECF4	addr				
	addr (Page 3)	EAF4	addr				
JNC	addr (Page 0)	EDF1	addr		if $CY = 0$ PC \leftarrow addr		
	addr (Page 1)	EBF1	addr		else PC \leftarrow PC + 2		
	addr (Page 2)	EDF4	addr				
	addr (Page 3)	EBF4	addr				
JF	addr (Page 0)	EEF1	addr		if $F = 1$ PC \leftarrow addr		
	addr (Page 1)	F0F1	addr		else PC \leftarrow PC + 2		
	addr (Page 2)	EEF4	addr				
	addr (Page 3)	F0F4	addr				
JNF	addr (Page 0)	EFF1	addr		if $F = 0$ PC \leftarrow addr		
	addr (Page 1)	F1F1	addr		else PC \leftarrow PC + 2		
	addr (Page 2)	EFF4	addr				
	addr (Page 3)	F1F4	addr				

Caution 0 and 4, which refer to PAGE0 and 4, are not written when describing mnemonics.

Subroutine Instructions

Mnemonic	Operand	Instruction Code			Operation	Instruction	Instruction
winemonic	Operand	1st Word	2nd Word	3rd Word	Operation	Length	Cycle
CALL	addr (Page 0)	E6F2	E8F1	addr	$SP \leftarrow SP + 1, ASR \leftarrow PC, PC \leftarrow addr$	3	2
	addr (Page 1)	E6F2	E9F1	addr			
	addr (Page 2)	E6F2	E8F4	addr			
	addr (Page 3)	E6F2	E9F4	addr			
RET		E8F2			$PC \leftarrow ASR, SP \leftarrow SP - 1$	1	1

Caution 0 and 4, which refer to PAGE0 and 4, are not written when describing mnemonics.

Timer Operation Instructions

Maamania	Onerand	Instruction Code			Operation		Instruction	Instruction
Mnemonic	Operand	1st Word	2nd Word	3rd Word	Operation		Length	Cycle
MOV	A, T0	FFFF			$(A) \leftarrow (Tn)$	n = 0, 1	1	1
	A, T1	FEFF			$CY \leftarrow 0$			
	A, M00	FFF6			$(A) \leftarrow (M0n)$	n = 0, 1		
	A, M01	FEF6			$CY \leftarrow 0$			
	A, M10	FFF7			$(A) \rightarrow (M1n)$	n = 0, 1		
	A, M11	FEF7			CY ightarrow 0			
	T0, A	E5FF			$(Tn) \leftarrow (A)$	n = 0, 1		
	T1, A	F4FF			(T) n ← 0			
	M00, A	E5F6			$(M0n) \leftarrow (A)$	n = 0, 1		
	M01, A	E4F6			$CY \leftarrow 0$			
	M10, A	E5F7			(M1n) ← (A)	n = 0, 1		
	M11, A	E4F7			$CY \leftarrow 0$			

Mnemonic	Operand	Instruction Code			Operation	Instruction	Instruction
witternottic	Operanu	1st Word	2nd Word	3rd Word	Operation	Length	Cycle
MOV	T, #data10	E6FF	data10		$(T) \leftarrow data10$	2	1
	M0, #data10	E6F6	data10		$(M0) \leftarrow data10$		
	M1, #data10	E6F7	data10		$(M1) \leftarrow data10$		
	T, @R0	F4FF			(T) ← ((P13), (R0))	1	
	M0, @R0	E7F6			(M0) ← ((P13), (R0))		
	M1, @R0	E7F7			(M1) ← ((P13), (R0))		

Others

Mnemonic	Operand	Instruction Code			Operation	Instruction	Instruction
winemonic	Operatio	1st Word	2nd Word	3rd Word	Operation	Length	Cycle
HALT	#data4	E2F1	data4		Standby mode	2	1
STTS	#data4	E3F1	data4		if statuses match $F \leftarrow 1$		
					else $F \leftarrow 0$		
	R0n	E3En			if statuses match $F \leftarrow 1$	1	
					else $F \leftarrow 0$ $n = 0$ to F		
SCAF		FAF3			if A = 0FH CY \leftarrow 1		
					else $CY \leftarrow 0$		
NOP		E0E0			$PC \leftarrow PC + 1$		

10.4 Accumulator Manipulation Instructions

ANL A, R0n

ANL A, R1n

```
<1>Instruction code: 1 1 0 1 R4 0 R3 R2 R1 R0
<2> Cycle count:
                               1
<3> Function:
                               (A) \leftarrow (A) \land (Rmn) \quad m = 0, 1 \quad n = 0 \text{ to } F
                               CY \leftarrow A_3 \cdot Rmn_3
```

The accumulator contents and the register Rmn contents are ANDed and the results are entered in the accumulator.

ANL A, @ROH


ANL A, @ROL

1 1 0 1 0/1 1 0 0 0 0 <1>Instruction code: <2> Cycle count: 1 <3> Function: $(A) \leftarrow (A) \land ((P13), (R0))_{7-4}$ (in the case of ANL A, @R0H) $CY \leftarrow A_3 \cdot ROM_7$ $(A) \leftarrow (A) \land ((P13), (R0))_{3-0}$ (in the case of ANL A, @R0L) $\mathsf{CY} \leftarrow \mathsf{A}_3 \bullet \mathsf{ROM}_3$

The accumulator contents and the program memory contents specified by the control register P13 and register pair R10 to R00 are ANDed and the results are entered in the accumulator.

If H is specified, b7, b6, b5 and b4 take effect. If L is specified, b3, b2, b1 and b0 take effect.

· Program memory (ROM) organization



Valid bits at the time of accumulator manipulation

ANL A, #data4

<1>Instruction code:

1 1 0 1 1 1 0 0 0 1 0 0 0 0 0 0 d3 d2 d1 d0 <2>Cycle count: 1 <3> Function: $(A) \leftarrow (A) \land data4$ $CY \leftarrow A_3 \cdot data4_3$

The accumulator contents and the immediate data are ANDed and the results are entered in the accumulator.

ORL A, R0n ORL A, R1n

The accumulator contents and the register Rmn contents are ORed and the results are entered in the accumulator.

ORL A, @R0H

ORL A, @R0L

<1>Instruction code: 1 1 1 0 0/1 1 0 0 0 0

<2> Cycle count:

<3> Function:

1 (A) \leftarrow (A) \vee (P13), (R0))₇₋₄ (in the case of ORL A, @R0H) (A) \leftarrow (A) \vee (P13), (R0))₃₋₀ (in the case of ORL A, @R0L) CY \leftarrow 0

The accumulator contents and the program memory contents specified by the control register P13 and register pair R_{10} - R_{00} are ORed and the results are entered in the accumulator.

If H is specified, b7, b6, b5 and b4 take effect. If L is specified, b3, b2, b1 and b0 take effect.

ORL A, #data4

<1>Instruction code:

- <2> Cycle count:
- <3> Function:

The accumulator contents and the immediate data are exclusive-ORed and the results are entered in the accumulator.

XRL A, R0n

XRL A, R1n

- <1>Instruction code: 1 0 1 0 R₄ 0 R₃ R₂ R₁ R₀
- <2> Cycle count: <3> Function:

1 (A) ← (A) \forall (Rmn) m = 0, 1 n = 0 to F CY ← A₃ • Rmn₃

The accumulator contents and the register Rmn contents are ORed and the results are entered in the accumulator.

XRL A, @R0H

XRL A, @ROL

1 **d**0

The accumulator contents and the program memory contents specified by the control register P13 and register pair R₁₀-R₀₀ are exclusive-ORed and the results are entered in the accumulator. If H is specified, b₇, b₆, b₅, and b₄ take effect. If L is specified, b₃, b₂, b₁, and b₀ take effect.

XRL A, #data4

<1>Instruction code:	1 0 1 0 1 1 0 0 0
	0 0 0 0 0 0 d3 d2 d1
<2> Cycle count:	1
<3> Function:	$(A) \leftarrow (A) \forall data4$
	$CY \leftarrow A_3 \cdot data4_3$

The accumulator contents and the immediate data are exclusive-ORed and the results are entered in the accumulator.

INC A

 $\begin{array}{rll} <1> \text{Instruction code:} & \hline 1 & 0 & 1 & 0 & 0 & 1 & 1 \\ <2> \text{ Cycle count:} & 1 \\ <3> \text{ Function:} & (A) \leftarrow (A) + 1 \\ & \text{if} & A = 0 & \text{CY} \leftarrow 1 \\ & \text{else} & \text{CY} \leftarrow 0 \end{array}$

The accumulator contents are incremented (+1).

RL A

The accumulator contents are rotated anticlockwise bit by bit.

RLZ A

 $\begin{array}{rll} <1> \mbox{ Instruction code:} & \hline 1 & 1 & 1 & 0 & 1 & 0 & 0 & 1 & 1 \\ <2> \mbox{ Cycle count:} & 1 & & \\ <3> \mbox{ Function:} & & \mbox{ if } A = 0 & \mbox{ reset} & \\ & & \mbox{ else } (A_{n+1}) \leftarrow (A_n), \ (A_0) \leftarrow (A_3) & \\ & & \mbox{ CY} \leftarrow A_3 & \end{array}$

The accumulator contents are rotated anticlockwise bit by bit.

If A = 0H at the time of command execution, an internal reset takes effect.

10.5 I/O Instructions

IN A, P0n IN A, P1n <1>Instruction code: 1 1 1 1 P₄ 1 1 P₂ P₁ P₀ <2> Cycle count: 1 <3> Function: $(A) \leftarrow (Pmn) \quad m = 0, 1 \quad n = 0, 1, 3, 4$ $CY \leftarrow 0$

The port Pmn data is loaded (read) onto the accumulator.

OUT P0n, A

OUT P1n, A <1

<1>Instruction code:	0 0 1 0 P ₄ 1 1 P ₂ P ₁ P ₀
<2> Cycle count:	1
<3> Function:	$(Pmn) \leftarrow (A) m = 0, \ 1 n = 0, \ 1, \ 3, \ 4$
The accumulator co	ontents are transferred to port Pmn to be latched.

ANL A, P0n

ANL A, P1n

- <2> Cycle count: <3> Function:

<1>Instruction code: 1 1 0 1 P₄ 1 1 P₂ P₁P₀ 1 $(A) \leftarrow (A) \land (Pmn) \quad m = 0, 1 \quad n = 0, 1, 3, 4$ $CY \leftarrow A_3 \bullet Pmn$

The accumulator contents and the port Pmn contents are ANDed and the results are entered in the accumulator.

ORL A, P0n

ORL A, P1n

<1>Instruction code: 1 1 1 0 P₄ 1 1 P₂ P₁ P₀ <2> Cycle count: 1 <3> Function: $(A) \leftarrow (A) \lor (Pmn) \quad m = 0, 1 \quad n = 0, 1, 3, 4$ $CY \leftarrow 0$

The accumulator contents and the port Pmn contents are ORed and the results are entered in the accumulator.

XRL A, P0n

<1>Instruction code:

<2> Cycle count: <3> Function:

1 0 1 0 P₄ 1 1 P₂ P₁ P₀ 1 $(A) \leftarrow (A) \ \forall \ (Pmn) \quad m = 0, \ 1 \quad n = 0, \ 1, \ 3, \ 4$ $CY \leftarrow A_3 \boldsymbol{\cdot} Pmn$

The accumulator contents and the port Pmn contents are exclusive-ORed and the results are entered in the accumulator.

OUT Pn, #data8

NEC

<1>Instruction code: 0 0 1 1 0 1 1 P₂ P₁ P₀ 0 d7 d6 d5 d4 0 d3 d2 d1 d0 .

<2> Cycle count:

<3> Function: (Pn) ← data8 n = 0, 1, 3, 4

1

The immediate data is transferred to port Pn. In this case, port Pn refers to P1n to P0n operating in pairs.

10.6 Data Transfer Instructions

MOV A, R0n

MOV A. R1n

$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
1
$(A) \leftarrow (Rmn) m = 0, \ 1 n = 0 \ to \ F$
$CY \leftarrow 0$

The register Rmn contents are transferred to the accumulator.

MOV A, @ROH

<1>Instruction code:	1 1 1 1 0 1 0 0 0 0
<2> Cycle count:	1
<3> Function:	$\begin{array}{l} (A) \leftarrow ((P13), (R0))_{^{7-4}} \\ CY \leftarrow 0 \end{array}$


The higher 4 bits (b7 b6 b5 b4) of the program memory specified by control register P13 and register pair R10-R00 are transferred to the accumulator. b9 is ignored.

MOV A, @ROL

<1>Instruction code:	1 1 1 1 1 1 0 0 0 0
<2> Cycle count:	1
<3> Function:	$(A) \leftarrow ((P13), (R0))_{3-0}$
	$CY \leftarrow 0$

The lower 4 bits (b₃ b₂ b₁ b₀) of the program memory specified by control register P13 and register pair R10 to R00 are transferred to the accumulator. b8 is ignored.


· Program memory (ROM) contents




MOV A, #data4

<1>Instruction code: 1 1 1 1 1 1 0 0 0 1 0 0 0 0 0 0 $d_3 d_2 d_1 d_0$: <2> Cycle count: 1 <3> Function: $(A) \leftarrow data4$ $CY \leftarrow 0$

The immediate data is transferred to the accumulator.





The higher 2 to 4 bits of the program memory address are specified by the control register (P13).

10.7 Branch Instructions

The program memory consists of pages in steps of 1K (000H to 3FFH). However, as the assembler automatically performs page optimization, it is unnecessary to designate pages. The pages allowed for each product are as follows.

µPD6P8, 6P8A, 6P8B (ROM: 2K steps): Pages 0, 1

JMP addr

NEC

<1>Instruction code:	Page 0 0 1 0 0 0 1 0 0 0 1 ; page 1 0 1 0 0 1 1 0 0 0 1
	Page 2 0 1 0 0 0 1 0 1 0 0 ; page 3 0 1 0 0 1 1 0 1 0 0
	a a a a a a a a a a a a a a a a a a a
<2> Cycle count:	1
<3> Function:	$PC \leftarrow addr$
The 10 bits (PC9-0)	of the program counter are replaced directly by the specified address addr (a9 to
a o).	
addr	

JC addr

<1>Instruction code:	Page 0 0 1 1 0 0 1 0 0 0 1 ; page 1 0 1 0 1 0 1 0 0 0 1		
	Page 2 0 1 1 0 0 1 0 1 0 0 ; page 3 0 1 0 1 0 1 0 1 0 0		
	a a a a a a a a a a a a a a a		
<2> Cycle count:	1		
<3> Function:	if $CY = 1$ PC \leftarrow addr		
	else $PC \leftarrow PC + 2$		

If the carry flag CY is set (to 1), a jump is made to the address specified by addr (a9 to a0).

JNC addr

<1>Instruction code:	Page 0 0 1 1 0 1 1 0 0 0 1 ; page 1 0 1 0 1 1 1 0 0 0 1
	Page 2 0 1 1 0 1 1 0 1 0 0 ; page 3 0 1 0 1 1 1 0 1 0 0
	a a a a a a a a a a a a a a a
<2> Cycle count:	1
<3> Function:	if $CY = 0$ $PC \leftarrow addr$
	else $PC \leftarrow PC + 2$
If the carry flag CV	is cleared (to 0), a jump is made to the address specified by addr (a) to

If the carry flag CY is cleared (to 0), a jump is made to the address specified by addr (a9 to a0).

JF addr

<1>Instruction code:	Page 0 0 1 1 1 0 1 0 0 0 1 ; page 1 1 0 0 0 0 1 0 0 0 1		
	Page 2 0 1 1 1 0 1 0 1 0 0 ; page 3 1 0 0 0 1 0 1 0 0		
	a a7 a6 a5 a4 a8 a3 a2 a1 a0		
<2> Cycle count:	1		
<3> Function:	if $F = 1$ PC \leftarrow addr		
	else $PC \leftarrow PC + 2$		

If the status flag F is set (to 1), a jump is made to the address specified by addr (a9 to a0).

JNF addr

<1>Instruction code:	Page 0 0 1 1 1 1 1 0 0 0 1 ; page 1 1 0 0 0 1 1 0 0 0 1
	Page 2 0 1 1 1 1 1 0 1 0 0 ; page 3 1 0 0 0 1 1 0 1 0 0
	a ₉ a ₇ a ₆ a ₄ a ₈ a ₃ a ₂ a ₁ a ₀
<2> Cycle count:	1
<3> Function:	if $F = 0$ PC \leftarrow addr
	else $PC \leftarrow PC + 2$

If the status flag F is cleared (to 0), a jump is made to the address specified by addr (a_9 to a_0).

10.8 Subroutine Instructions

The program memory consists of pages in steps of 1K (000H to 3FFH). However, as the assembler automatically performs page optimization, it is unnecessary to designate pages. The pages allowed for each product are as follows.

µPD6P8, 6P8A, 6P8B (ROM: 2K steps): Pages 0, 1

CALL addr

<1>Instruction code:	0 0 1 1 0 1 0 0 1 0							
	Page 0 0 1 0 0 1 0 0 0 1	; page 1	0 1	0 0	1 1	0	0	0 1
	Page 2 0 1 0 0 0 1 0 1 0 0	; page 3	0 1	0 0	1 1	0	1	0 0
	a9 a7 a6 a5 a4 a8 a3 a2 a1 a0							
<2> Cycle count:	2							
<3> Function:	$SP \leftarrow SP + 1$							
	$ASR \gets PC$							
	$PC \leftarrow addr$							

Increments (+1) the stack pointer value and saves the program counter value in the address stack register. Then, enters the address specified by the operand addr (a₉ to a₀) into the program counter. If a carry is generated when the stack pointer value is incremented (+1), an internal reset takes effect.

RET

<1>Instruction code:

<2> Cycle count:

<3> Function:

 $PC \leftarrow ASR$ $SP \leftarrow SP - 1$

1

0 1 0 0 0 1 0 0 1 0

Restores the value saved in the address stack register to the program counter. Then, decrements (-1) the stack pointer.


If a borrow is generated when the stack pointer value is decremented (-1), an internal reset takes effect.

10.9 Timer Operation Instructions

MOV A, TO

MOV A, T1	
<1>Instruction code:	1 1 1 1 0/1 1 1 1 1 1
<2> Cycle count:	1
<3> Function:	$(A) \leftarrow (Tn) n = 0, \ 1$
	$CY \gets 0$

The timer register Tn contents are transferred to the accumulator. T1 corresponds to (t_9, t_8, t_7, t_6) ; T0 corresponds to (t_5, t_4, t_3, t_2) .




MOV A, M00

MOV A, M01

- <1>Instruction code:
- <2> Cycle count: <3> Function:

The modulo register M0n contents are transferred to the accumulator. M01 corresponds to (t_9, t_8, t_7, t_6) ; M00 corresponds to (t_5, t_4, t_3, t_2) .



MOV A, M10

MOV A, M11


- <1>Instruction code:
- <2> Cycle count:

<3> Function:

1 $(A) \leftarrow (M1n) \quad n = 0, 1$ $CY \leftarrow 0$


1 1 1 1 0/1 1 0 1 1 1

t₆); M10 corresponds to (t₅, t₄, t₃, t₂).



MOV TO, A

- MOV T1, A
 - <1>Instruction code:
 - <2> Cycle count: <3> Function:



The accumulator contents are transferred to the timer register Tn. T1 corresponds to (t9, t8, t7, t6); T0 corresponds to (t5, t4, t3, t2). After executing this instruction, if data is transferred to T1, t1 becomes 0; if data is transferred to T0, to becomes 0.

MOV M00, A MOV M01, A

<1>Instruction code:	0 0 1 0 0/1 1 0 1 1 0
<2> Cycle count:	1
<3> Function:	$(M0n) \leftarrow (A) n = 0, 1$
	$CY \leftarrow 0$

1

t6); M00 corresponds to (t5, t4, t3, t2). After executing this instruction, if data is transferred to M01, t1 becomes 0; if data is transferred to M00, to becomes 0.

MOV M10, A MOV M11, A

<1>Instruction code:

<2> Cycle count: <3> Function:

0 0 1 0 0/1 1 0 1 1 1 1 $(M1n) \leftarrow (A) \quad n = 0, 1$ $CY \leftarrow 0$

t6); M10 corresponds to (t5, t4, t3, t2). After executing this instruction, if data is transferred to M11, t1 becomes 0; if data is transferred to M10, t0 becomes 0.

MOV T, #data10

<1>Instruction co

ode:	0	0	1	1	0	1	1	1	1	1
	t1	t9	t8	t7	t6	to	t5	t4	tз	t2
	1									

<2> Cycle count: <3> Function:

 $(T) \leftarrow data10$

The immediate data is transferred to the timer register T (t9 to t0).

Remark The timer time is set as follows. (Set value + 1) \times 64/fx - 4/fx

MOV M0, #data10

<1>Instruction code:	0	0	1	1	0	1	0	1	1	0
	t1	t9	t8	t7	t ₆	to	t5	t4	t₃	t2
<2> Cycle count:	1									

<3> Function:

 $(M0) \leftarrow data10$

The immediate data is transferred to the modulo register M0 (t9 to t0).

MOV M1, #data10

<1>Instruction code: 0 0 1 1 0 1 0 1 1 1 t1 t9 t8 t7 t6 t0 t5 t4 t3 t2 <2> Cycle count: 1 <3> Function: $(M1) \leftarrow data10$


The immediate data is transferred to the modulo register M1 (t9 to t0).

MOV T, @R0

<1>Instruction code: 0 0 1 1 1 1 1 1 1 1 <2> Cycle count: 1 <3> Function: $(T) \leftarrow ((P13), (R0))$

> Transfers the program memory contents to the timer register T (to to to) specified by the control register P13 and the register pair R10 to R00.

> The program memory, which consists of 10 bits, is placed in the following state after the transfer to the register.



The higher 2 to 4 bits of the program memory address are specified by the control register (P13).

Caution When setting a timer value in the program memory, be sure to use the DT quasi-directive.

MOV M0, @R0

<1>Instruction code: 0 0 1 1 1 1 0 1 1 0


<2>Cycle count:

<3> Function:

1 (M0) ← ((P13), (R0))

Transfers the program memory contents to the modulo register M0 (t $_9$ to t $_0$) specified by the control register P13 and the register pair R₁₀ to R₀₀.

The program memory, which consists of 10 bits, is placed in the following state after the transfer to the register.



The higher 2 to 4 bits of the program memory address are specified by the control register (P13).

Caution When setting a timer value in the program memory, be sure to use the DT quasi-directive.

MOV M1, @R0

<1>Instruction code: 0 0 1 1 1 1 0 1 1 1


1

<2> Cycle count: <3> Function:

 $(M1) \leftarrow ((P13), (R0))$

Transfers the program memory contents to the modulo register M1 (t₉ to t₀) specified by the control register P13 and the register pair R₁₀ to R₀₀.

The program memory, which consists of 10 bits, is placed in the following state after the transfer to the register.



The higher 2 to 4 bits of the program memory address are specified by the control register (P13).

Caution When setting a timer value in the program memory, be sure to use the DT quasi-directive.

10.10 Others

HALT #data4

- <1>Instruction code:
 - 0 0 0 1 0 1 0 0 0 1 0 0 0 0 0 0 0 d3 d2 d1 d0
- <2> Cycle count:
 - t: 1 Standby mode
- <3> Function:
 - Places the CPU in standby mode.

:

The condition for having the standby mode (HALT/STOP mode) canceled is specified by the immediate data.

STTS R0n

NEC

<1> Instruction code: 0 0 0 1 1 0 R₃ R₂ R₁R₀ 1

<2> Cycle count:

if statuses match $F \leftarrow 1$ <3> Function: else $F \leftarrow 0$ n = 0 to F

Compares the So, S1, KI/O, KI, and TIMER statuses with the register Ron contents. If at least one of the statuses matches the bits that have been set, the status flag F is set (to 1).

If none of them match, the status flag F is cleared (to 0).

STTS #data4

<1>Instruction code: 0 0 0 1 1 1 0 0 0 1 : <2> Cycle count: 1 <3> Function: if statuses match $F \leftarrow 1$ else $F \leftarrow 0$

Compares the So, S1, S2, K1/O, K1, and TIMER statuses with the immediate data contents. If at least one of the statuses matches the bits that have been set, the status flag F is set (to 1).

If none of them match, the status flag F is cleared (to 0).

SCAF (Set Carry If Acc = FH)

<1>Instruction code: 1 1 0 1 0 1 0 0 1 1 <2> Cycle count: 1 <3> Function: if A = 0FH $CY \leftarrow 1$ else $CY \leftarrow 0$

Sets the carry flag CY (to 1) if the accumulator contents are FH.

The accumulator values after executing the SCAF instruction are as follows:

Accumula	Carry Flag	
Before Execution		
×××0	0000	0 (clear)
××01	0001	0 (clear)
×011	0011	0 (clear)
0111	0111	0 (clear)
1111	1111	1 (set)



NOP

0 0 0 0 0 0 0 0 0 0 <1>Instruction code: <2> Cycle count: 1 <3> Function: $PC \leftarrow PC + 1$ No operation

11. ASSEMBLER RESERVED WORDS

11.1 Mask Option Directives

When creating a program in the μ PD6P8, 6P8A, 6P8B, it is necessary to use a mask option quasi-directive in the assembler's source program. To create a program for the μ PD6P8, 6P8A, or 6P8B, a mask option pseudo instruction must be used in the assembler source program, but since the μ PD6P8, 6P8A, or 6P8B does not have a mask option, describe NOUSECAP.

11.1.1 OPTION and ENDOP quasi-directives

The quasi-directives from the OPTION quasi-directive down to the ENDOP quasi-directive are called the mask option definition block. The format of the mask option definition block is as follows:



11.1.2 Mask option definition quasi-directives

The quasi-directives that can be used in the mask option definition block are listed in Table 10-1. The mask option definition can only be specified as follows. Be sure to specify the following quasi-directives.

Example					
Symbol field	ł	Mnemonic field	Operand fie	əld	Comment field
		OPTION			
		NOUSECAP			; Capacitor for oscillation
		ENDOP			; not incorporated

Table 11-1. Mask Option Definition Directives

Name	Mask Option Definition Quasi-Directive	PRO File		
		Address Value	Data Value	
CAP	NOUSECAP (Capacitor for oscillation not incorporated)	2043H	00	

12.WRITING AND VERIFYING ONE-TIME PROM (PROGRAM MEMORY) (µPD6P8)

The program memory of the μ PD6P8 is a one-time PROM of 2026 \times 10 bits.

To write or verify this one-time PROM, the pins shown in Table 5-1 are used. Note that no address input pin is used. Instead, the address is updated by using the clock input from the CLK pin.

Pin Name	Function					
Vpp	Supplies voltage when writing/verifying program memory.					
	Apply +10.5 V to this pin.					
Vdd	Power supply.					
	Supply +3 V to this pin when writing/verifying program memory.					
CLK	Inputs clock to update address when writing/verifying program memory.					
	By inputting a pulse four times to the CLK pin, the address of the program memory is updated.					
MD₀ to MD₃	Input to select the operation mode when writing/verifying program memory.					
Do to D7	Inputs/outputs 8-bit data when writing/verifying program memory.					
XIN, XOUT	Clock necessary for writing program memory. Connect a 4 MHz ceramic resonator to this pin.					

 Table 12-1. Pins Used to Write/Verify Program Memory

12.1 Operating Mode When Writing/Verifying Program Memory

The μ PD6P8 is set in the program memory write/verify mode when +10.5 V is applied to the VPP pin after the μ PD6P8 has been in the reset status (VDD = 3 V, VPP = 0 V) for a specific time. In this mode, the operating modes shown in Table 5-2 can be set by setting the MD₀ through MD₃ pins. Connect all the pins other than those shown in Table 5-1 to GND via pull-down resistors.

Table 12-2.	Setting	Operating	Mode
-------------	---------	-----------	------

Setting of Operating Mode						Operating Mode
VPP	Vdd	MD₀	MD1	MD ₂	MD3	
+10.5 V	+3 V	Н	L	Н	L	Clear program memory address to 0
		L	Н	Н	Н	Write mode
		L	L	Н	Н	Verify mode
		Н	×	Н	Н	Program inhibit mode

×: don't care (L or H)


NEC

12.2 Program Memory Writing Procedure

The program memory is written at high speed by the following procedure.

- (1) Pull down the pins not used to GND via a resistor. Keep the CLK pin low.
- (2) Supply 3 V to the V_DD pin. Keep the V_PP pin low.
- (3) Supply 3 V to the VPP pin after waiting for 10 μ s.
- (4) Wait for 2 ms until oscillation of the ceramic resonator connected across the XIN and XOUT pins stabilizes.
- (5) Set the program memory address 0 clear mode by using the mode setting pins.
- (6) Supply 10.5 V to V_{PP} .
- (7) Set the program inhibit mode.Input a pulse to the CLK pin four times.
- (8) Write data to the program memory in the 100 μ s write mode.
- (9) Set the program inhibit mode.
- (10) Set the verify mode. If the data have been written to the program memory, proceed to (11). If not, repeat steps (8) through (10).
- (11) Additional writing of (number of times of writing in (8) through (10): X) \times 100 μ s.
- (12) Set the program inhibit mode.
- (13) Input a pulse to the CLK pin four times to update the program memory address (+1).
- (14) Repeat steps (8) through (13) up to the last address.
- (15) Set the 0 clear mode of the program memory address.
- (16) Change the voltages on the VPP pin to 3 V.
- (17) Turn off the power.


The following figure illustrates steps (2) through (13) above.



12.3 Program Memory Reading Procedure

- (1) Pull down the pins not used to GND via a resistor. Keep the CLK pin low.
- (2) Supply 3 V to the V_{DD} pin. Keep the V_{PP} pin low.
- (3) Supply 3 V to the VPP pin after waiting for 10 μ s.
- (4) Wait for 2 ms until oscillation of the ceramic resonator connected across the XIN and XOUT pins stabilizes.
- (5) Set the program memory address 0 clear mode by using the mode setting pins.
- (6) Supply 10.5 V to VPP.
- (7) Set the program inhibit mode.Input a pulse to the CLK pin four times.
- (8) Set the verify mode. Data of each address is output sequentially each time the clock pulse is input to the CLK pin four times.
- (9) Set the program inhibit mode.
- (10) Set the program memory address 0 clear mode.
- (11) Change the voltage on the VPP pin to 3 V.
- (12) Turn off the power.

The following figure illustrates steps (2) through (10) above.



13. WRITING AND VERIFICATION OF ONE-TIME PROM (PROGRAM MEMORY) (µPD6P8A, 6P8B)

The program memory built into the μPD6P8A and 6P8B is a one-time PROM of 2026 \times 10 bits.

Writing or verification of this one-time PROM is performed using the pins listed in Table 13-1, and a 5-bit instruction and 5-bit data via serial communication. The assembler output has an 8-bit configuration, so mask the higher three bits and program the lower five bits.

Pin No.	Symbol	Function	I/O
2	SO	Serial data output during program memory verification	Output
3	SCLK	Clock input during program memory writing or verification	Input
4	SI	Serial data input during program memory writing	Input
6	Vdd	Power supply	-
		Supply +3 V to this pin during program memory writing or verification.	
7	Хоит	Clock required during program memory writing or verification. Connect a	-
8	XIN	4 MHz ceramic resonator to these pins.	Input
9	GND	GND	-
10	VPP	Voltage application pin during program memory writing or verification.	-
		Apply +10.5 V to this pin.	

Table 13-1. Pins Used During Program Memory Writing/Verification

13.1 Initialization


When a high voltage (10.5 V) is supplied to VPP, the programming mode is set after about 1 ms. In the programming mode, pins not used for programming are pulled down internally, so leave them open. S1/LED is set to output mode (H) when 3 V is supplied to VDD and VPP. When a high voltage (10.5 V) is supplied to VPP, the input mode is set after about 1 ms.

Serial communication is performed in 5-bit units, starting from the MSB.



Perform initialization according to the following procedure.

- (1) Supply 3 V to the VDD pin. Set the VPP pin to low level.
- (2) Supply 3 V (same potential as VDD) to the VPP pin after waiting for 10 μ s.
- (3) Wait for 2 ms until oscillation stabilizes.
- (4) Supply 10.5 V to the V_{PP} pin.
- (5) Wait for 1 ms until oscillation stabilizes.
- (6) Transmit the PCRESET instruction from the programmer.
- (7) Transmit the SSVERIFY instruction from the programmer for silicon signature verification.



13.2 Serial Communication Format

Instruction	Data
-------------	------

All instructions consist of a 5-bit instruction and 5-bit data.


The data from the programmer is latched at the rising edge of SCLK. The μ PD6P8A and 6P8B output data is output at the falling edge of SCLK.

Instruction format


4	3	2	1	0
MD4	MD3	MD2	MD1	MD0

MD4 to MD0	Instruction	Function
05	Reset	Clearing the program memory address to 0
0C	Verify	Verify mode
0E	Program	Write mode
11	Increment	Incrementing of the program memory address
08	Signature verify	Silicon signature verify mode
01	Inhibit	Program inhibit mode

13.3 Writing of Program Memory



13.4 Reading of Program Memory



14. ELECTRICAL SPECIFICATIONS (µPD6P8)

Absolute Maximum Ratings ($T_A = +25^{\circ}C$)

Parameter	Symbol	Conditions	Rating	Unit	
Power supply voltage	VDD		-0.3 to +5.0	V	
	VPP			-0.3 to +11.0	V
Input voltage	Vi	K1/00-K1/07, K10-K13, S0, S1, S2		-0.3 to VDD + 0.3	V
Output voltage	Vo			-0.3 to VDD + 0.3	V
Output current, high	I _{OH} Note	REM	Peak value	-30	mA
			rms	-20	mA
		LED	Peak value	-7.5	mA
			rms	-5	mA
		Per Ki/00-Ki/07 pin	Peak value	-13.5	mA
			rms	-9	mA
		Total for LED and KI/00-KI/07	Peak value	-18	mA
		pins	rms	-12	mA
Output current, low	I _{OL} Note	REM	Peak value	7.5	mA
			rms	5	
		LED	Peak value	7.5	mA
			rms	5	mA
Operating ambient temperature	TA			-40 to +85	°C
Storage temperature	Tstg			-65 to +150	°C

Note Calculate the rms with: $[rms] = [Peak value] \times \sqrt{Duty}$.

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Recommended Power Supply Voltage Range ($T_A = -40$ to $+85^{\circ}C$)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Power supply voltage	Vdd	fx = 3.5 to 4.5 MHz		3.0	3.6	V

Item	Symbol	Conditions			MIN.	TYP.	MAX.	Unit
Input voltage, high	VIH1	K1/00-K1/07			0.7Vdd		VDD	V
	VIH2	K10-K13, S0, S1, S	S2		0.65VDD		VDD	V
Input voltage, low	VIL1	K1/00-K1/07			0		0.3VDD	V
	VIL2	K10-K13, S0, S1, S	S2		0		0.15VDD	V
Input leakage current,	Ілні	Кіо-Кіз					3	μA
high		$V_{I} = V_{DD}$, pull-de	lown	resistor not incorporated				
	ILIH2	So, S1, S2					3	μA
		$V_{I} = V_{DD}$, pull-de	lown	resistor not incorporated				
Input leakage current,	Ilili	K10-K13 VI =	0 V				-3	μΑ
low	ILIL2	K1/00-K1/07 V1 =	0 V				-3	μA
	Ililis	$S_0, S_1, S_2 V_1 = 0 V$					-3	μA
Output voltage, high	V _{OH1}	REM, LED, KI/00-	K1/07	Iон = -0.3 mA	0.8Vdd			V
Output voltage, low	Vol1	REM, LED		IoL = 0.3 mA			0.3	V
	Vol2	K1/00-K1/07		lol = 15 μA			0.4	V
Output current, high	Іон1	REM		Vdd = 3.0 V, VoH = 1.0 V	-5	-9		mA
	Іон2	K1/00-K1/07		Vdd = 3.0 V, VoH = 2.2 V	-2.5	-5		mA
Output current, low	IOL1	K1/00-K1/07		Vdd = 3.0 V, Vol = 0.4 V	30	70		μA
				$V_{DD} = 3.0 \text{ V}, \text{ Vol} = 2.2 \text{ V}$	100	220		μA
On-chip pull-down resistor	R1	K10-K13, S0, S1, S2			75	150	300	kΩ
	R ₂	K1/00-K1/07			130	250	500	kΩ
Data retention power	Vddor	In STOP mode			1.2		3.6	V
supply voltage								
RAM retention detection	Vid					1.8	1.9	V
voltage								
Supply current	Idd1	Operation mode	fx =	4.0 MHz, $V_{DD} = 3 V \pm 10\%$		1.1	2.2	mA
	IDD2	HALT mode	fx =	4.0 MHz, V _{DD} = 3 V ±10%		1.0	2.0	mA
	Іддз	STOP mode	Vdd	= 3 V ±10%		2.2	9.5	μA
			Vdd	= 3 V ±10%, T _A = 25°C		2.2	3.5	μA

DC Characteristics (TA = -40 to +85°C, VDD = 1.9 to 3.6 V)

AC Characteristics (TA = -40 to +85°C, VDD = 1.9 to 3.6 V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Instruction execution time	tcy			14	16	18.5	μs
K10-K13, S0, S1 high-level	tн		10			μs	
width		When releasing standby mode	In HALT mode	10			μs
			In STOP mode	Note			μs
RESET low-level width	trsl			10			μs

Note 10 + 284/fx + oscillation growth time

Remark tcy = 64/fx (fx: System clock oscillation frequency)

POC Circuit (T_A = -40 to $+85^{\circ}$ C)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
POC detection voltageNote	VPOC			1.8	1.9	V


Note Refers to the voltage with which the POC circuit releases an internal reset. If V_{POC} < V_{DD}, the internal reset is released.

From the time of $V_{POC} \ge V_{DD}$ until the internal reset takes effect, lag of up to 1 ms occurs. When the period of $V_{POC} \ge V_{DD}$ lasts less than 1 ms, the internal reset may not take effect.

System Clock Oscillator Characteristics (T_A = -40 to $+85^{\circ}$ C, V_{DD} = 1.9 to 3.6 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Oscillation frequency	fx		3.5	4.0	4.5	MHz
(ceramic resonator)						

External circuit example




Remark For the resonator selection and oscillator constant, customers are required to either evaluate the oscillation themselves or apply to the resonator manufacturer for evaluation.

RECOMMENDED OSCILLATOR CONSTANT

Ceramic Resonator (T_A = -40 to $+85^{\circ}$ C)

Manufacturer	Part Number	Frequency	Recommended	d Constant (pF)	Oscillation Volta	ige Range (VDD)	Remark
		(MHz)	C1	C2	MIN.	MAX.	
Murata Mfg.	CSTCC3M50G56-R0	3.50	Unnecessary (on-chip C type)	1.9	3.6	-
Co., Ltd.	CSTLS3M50G56-B0						
	CSTCC3M64G56-R0	3.64					
	CSTLS3M64G56-B0						
	CSTCR4M00G55-R0	4.00					
	CSTLS4M00G56-B0						
	CSTCR4M19G55-R0	4.19					
	CSTLS4M19G56-B0						
	CSTCR4M50G55-R0	4.50					
	CSTLS4M50G56-B0						

External circuit example



Caution These oscillator constants are reference values based on evaluation by the manufacturer of the resonator under a specific environment.

If optimization of the oscillator characteristics is required for the actual application, apply to the resonator manufacturer for evaluation on the mounting circuit.

The oscillation voltage and oscillation frequency only indicate the oscillator characteristics; the oscillator must be used within the ratings of the DC and AC characteristics specified under the internal operation conditions.

Remark The incorporation of the oscillation capacitor by a mask option is under evaluation.

PROM Programming Mode

DC programming characteristics (TA = 25°C, VDD = 3.0 \pm 0.3 V, VPP = 10.5 \pm 0.3 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input voltage, high	V _{IH1}	Other than CLK	0.7Vdd		Vdd	V
	VIH2	CLK	Vdd - 0.5		VDD	V
Input voltage, low	VIL1	Other than CLK	0		0.3VDD	V
	VIL2	CLK	0		0.4	V
Input leakage current	lu	VIN = VIL OR VIH			10	μA
Output voltage, high	Vон	Іон = —1 mA	Vdd - 1.0			V
Output voltage, low	Vol	IoL = 1.6 mA			0.4	V
VDD supply current	loo				30	mA
VPP supply current	Ірр	$MD_0 = V_{IL}, MD_1 = V_{IH}$			30	mA

Cautions 1. Keep VPP to within +11.0 V including overshoot.

2. Apply VDD before VPP and turns it off after VPP.


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Address setup time ^{Note 1} (to MD₀↓)	tas		2			μs
MD₁ setup time (to MD₀↓)	t _{M1S}		2			μs
Data setup time (to MD₀↓)	tos		2			μs
Address hold time ^{Note 1} (from MD₀↑)	tан		2			μs
Data hold time (from MD₀↑)	tон		2			μs
Delay time from MD₀↑ to data output float	t DF		0		4	μs
VPP setup time (to MD₃↑)	tvps		2			μs
V _{DD} setup time (to MD₃↑)	tvds		2			μs
Initial program pulse width	tew		0.095	0.1	0.105	ms
Additional program pulse width	topw		0.095		2.1	ms
MD₀ setup time (to MD₁↑)	tмos		2			μs
Delay time from MD₀↓ to data output	tov	MD0 = MD1 = VIL			4	μs
MD₁ hold time (from MD₀↑)	tм1н	tм1н+tм1в ≥ 50 <i>µ</i> s	2			μs
MD ₁ recovery time (to $MD_0\downarrow$)	t M1R		2			μs
Program counter reset time	t PCR		10			μs
CLK input high-/low-level width	tхн, tx∟		0.125			μs
CLK input frequency	fx				4.19	MHz
Initial mode set time	tı		2			μs
MD₃ setup time (to MD₁↑)	tмзs		2			μs
MD ₃ hold time (from MD ₁ ↓)	tмзн		2			μs
MD₃ setup time (to MD₀↓)	tмзsr	When program memory is read	2			μs
Delay time from address ^{Note 1} to data output	toad	When program memory is read			4	μs
Hold time from address ^{Note 1} to data output	t had	When program memory is read	0		4	μs
MD₃ hold time (from MD₀↑)	tмзня	When program memory is read	2			μs
Delay time from MD $_3\downarrow$ to data output float	t dfr	When program memory is read			4	μs
Reset setup time	tres		10			μs
Oscillation stabilization wait time Note 2	twait		2			ms

AC programming characteristics (TA = 25°C, VDD = 3.0 \pm 0.3 V, VPP = 10.5 \pm 0.3 V)

Notes 1. The internal address signal is incremented at the falling edge of the third clock of CLK.


2. Connect a 4 MHz ceramic resonator between the XIN and XOUT pins.





Program Memory Write Timing

Program Memory Read Timing



15. ELECTRICAL SPECIFICATIONS (µPD6P8A)

Absolute Maximum Ratings ($T_A = +25^{\circ}C$)

Parameter	Symbol	Conditions		Rating	Unit
Power supply voltage	VDD			-0.3 to +5.0	V
	VPP			-0.3 to +11.0	V
Input voltage	VI	K1/00-K1/07, K10-K13, S0, S1, S2		-0.3 to V _{DD} + 0.3	V
Output voltage	Vo			-0.3 to V _{DD} + 0.3	V
Output current, high	I _{OH} Note	REM	Peak value	-30	mA
			rms	-20	mA
		LED	Peak value	-7.5	mA
			rms	-5	mA
		Per KI/00-KI/07 pin	Peak value	-13.5	mA
			rms	-9	mA
		Total for LED and KI/00-KI/07	Peak value	-18	mA
		pins	rms	-12	mA
Output current, low	I _{OL} Note	REM	Peak value	7.5	mA
			rms	5	mA
		LED	Peak value	7.5	mA
			rms	5	mA
Operating ambient temperature	TA			-40 to +85	°C
Storage temperature	Tstg			-65 to +150	°C

Note Calculate the rms with: $[rms] = [Peak value] \times \sqrt{Duty}$.

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Recommended Power Supply Voltage Range (T_A = -40 to $+85^{\circ}$ C)

Parameter	Symbol	Conditions		TYP.	MAX.	Unit
Power supply voltage	Vdd	fx = 3.5 to 4.5 MHz	1.9	3.0	3.6	V

Item	Symbol		Co	onditions	MIN.	TYP.	MAX.	Unit
Input voltage, high	VIH1	K1/00-K1/07			0.7Vdd		VDD	V
	V _{IH2}	K10-K13, S0, S1, S	S2		0.65VDD		VDD	V
Input voltage, low	VIL1	K1/00-K1/07			0		0.3Vdd	V
	VIL2	K10-K13, S0, S1, S	S2		0		0.15VDD	V
Input leakage current,	Ілні	К10-К13					3	μA
high		$V_{I} = V_{DD}$, pull-de	own i	resistor not incorporated				
	Ilih2	S0, S1, S2					3	μA
				resistor not incorporated				
Input leakage current,		K10-K13 VI =	-				-3	μΑ
low	ILIL2	K1/00-K1/07 V1 =	0 V				-3	μΑ
	Ilil3	So, S1, S2 VI =	0 V				-3	μA
Output voltage, high	V _{OH1}	REM, LED, KI/00-I	KI/07	Іон = -0.3 mA	0.8Vdd			V
Output voltage, low	V _{OL1}	REM, LED		lol = 0.3 mA			0.3	V
	Vol2	K1/00-K1/07		loι = 15 μA			0.4	V
Output current, high	Іон1	REM		V_{DD} = 3.0 V, VoH = 1.0 V	-5	-9		mA
	Іон2	KI/00-KI/07		V_{DD} = 3.0 V, VoH = 2.2 V	-2.5	-5		mA
Output current, low	Iol1	K1/00-K1/07		Vdd = 3.0 V, VoL = 0.4 V	30	70		μA
				Vdd = 3.0 V, Vol = 2.2 V	100	220		μA
On-chip pull-down resistor	Rı	K10-K13, S0, S1, S	S2		75	150	300	kΩ
	R ₂	KI/00-KI/07			130	250	500	kΩ
Data retention power supply voltage	Vddor	In STOP mode			1.2		3.6	V
RAM retention detection voltage	Vid					1.6	1.7	V
Supply current	Idd1	Operation mode	fx =	4.0 MHz, $V_{DD} = 3 V \pm 10\%$		0.7	1.4	mA
	Idd2	HALT mode	fx =	4.0 MHz, VDD = 3 V ±10%		0.65	1.3	mA
	Іддз	STOP mode	Vdd	= 3 V ±10%		2.2	9.5	μA
			Vdd	= 3 V ±10%, T _A = 25°C		2.2	3.5	μA

DC Characteristics (TA = -40 to +85°C, VDD = 1.9 to 3.6 V)

AC Characteristics (TA = -40 to +85°C, VDD = 1.9 to 3.6 V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Instruction execution time	tor		14	16	18.5	μs	
K10-K13, S0, S1 high-level	tн			10			μs
width		When releasing standby mode	In HALT mode	10			μs
			In STOP mode	Note			μs
RESET low-level width	trsl			10			μs

<R> Note 10 + 1024/fx + oscillation growth time

Remark tcy = 64/fx (fx: System clock oscillation frequency)

POC Circuit (T_A = -40 to $+85^{\circ}$ C)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
POC detection voltageNote	VPOC			1.8	1.9	V


Note Refers to the voltage with which the POC circuit releases an internal reset. If V_{POC} < V_{DD}, the internal reset is released.

From the time of $V_{POC} \ge V_{DD}$ until the internal reset takes effect, lag of up to 1 ms occurs. When the period of $V_{POC} \ge V_{DD}$ lasts less than 1 ms, the internal reset may not take effect.

System Clock Oscillator Characteristics (TA = -40 to $+85^{\circ}$ C, VDD = 1.9 to 3.6 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Oscillation frequency	fx		3.5	4.0	4.5	MHz
(ceramic resonator)						

External circuit example



Remark For the resonator selection and oscillator constant, customers are required to either evaluate the oscillation themselves or apply to the resonator manufacturer for evaluation.

<R> PROM Programming Mode

DC programming characteristics (TA = 25°C, VDD = 3.0 ± 0.3 V, VPP = 10.5 ± 0.3 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input voltage, high	VIH1	Other than SCLK	0.7Vdd		Vdd	V
	VIH2	SCLK	Vdd - 0.5		VDD	V
Input voltage, low	VIL1	Other than SCLK	0		0.3Vdd	V
	VIL2	SCLK	0		0.4	V
Input leakage current	lu	VIN = VIL OF VIH			10	μA
Output voltage, high	Vон	Іон = —1 mA	Vdd - 1.0			V
Output voltage, low	Vol	loL = 1.6 mA			0.4	V
VDD supply current	Idd				2	mA
VPP supply current	Ірр				0.3	mA


Cautions 1. Keep VPP to within +11.0 V including overshoot.

2. Apply VDD before VPP and turns it off after VPP.

AC programming characteristics (TA = 25°C, VDD = 3.0 ± 0.3 V, VPP = 10.5 ± 0.3 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Reset setup time	tres		10			μs
Oscillation stabilization wait time1	twait1		2			ms
Oscillation stabilization wait time2	twait2		1			ms
SCLK cycle time	tксy				1	MHz
VPP setup time (to Program command)	twa		1.8			ms
Program command \rightarrow Data input wait time	twi		0.25			μs
Program data \rightarrow Command input wait time	twn		90			μs
VPP setup time (to Verify command)	t RA		1.8			ms
Verify command \rightarrow Data output wait time	tri		5			μs
Verify data \rightarrow Command input wait time	tre		0.25			μs
VPP setup time	toa		1.8			ms
(to Reset, Increase, Inhibit command)						
Reset, Increase, Inhibit command	toi		0.25			μs
ightarrow Data (NULL) input wait time						
Reset, Increase, Inhibit command	tот		0.25			μs
\rightarrow Command input wait time						

<R> Program Memory Access Timing



16. ELECTRICAL SPECIFICATIONS (µPD6P8B) (TARGET)

Parameter	Symbol	Conditions		Rating	Unit
Power supply voltage	Vdd			-0.3 to +5.0	V
	VPP			-0.3 to +11.0	V
Input voltage	Vi	K1/00-K1/07, K10-K13, S0, S1, S2		-0.3 to VDD + 0.3	V
Output voltage	Vo			-0.3 to VDD + 0.3	V
Output current, high	_{OH} Note	REM	Peak value	-30	mA
			rms	-20	mA
		LED	Peak value	-7.5	mA
			rms	-5	mA
		Per Ki/00-Ki/07 pin	Peak value	-13.5	mA
			rms	-9	mA
		Total for LED and KI/00-KI/07	Peak value	-18	mA
		pins	rms	-12	mA
Output current, low	_{OL} Note	REM	Peak value	7.5	mA
			rms	5	mA
		LED	Peak value	7.5	mA
			rms	5	mA
Operating ambient temperature	TA			-40 to +85	°C
Storage temperature	Tstg			-65 to +150	°C

Absolute Maximum Ratings (T_A = +25°C)

Note Calculate the rms with: $[rms] = [Peak value] \times \sqrt{Duty}$.

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Recommended Power Supply Voltage Range ($T_A = -40$ to $+85^{\circ}C$)

Parameter	Symbol	Conditions		TYP.	MAX.	Unit
Power supply voltage	Vdd	fx = 3.5 to 4.5 MHz	1.9	3.0	3.6	V

Item	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
Input voltage, high	VIH1	K1/00-K1/07		0.7Vdd		Vdd	V
	VIH2	K10-K13, S0, S1, S	2	0.65VDD		Vdd	V
Input voltage, low	VIL1	K1/00-K1/07		0		0.3VDD	V
	VIL2	K10-K13, S0, S1, S	2	0		0.15VDD	V
Input leakage current,	Ілні	Кіо-Кіз				3	μA
high		$V_{I} = V_{DD}$, pull-do					
	ILIH2	S0, S1, S2	S0, S1, S2			3	μA
		$V_{I} = V_{DD}$, pull-do	$V_{I} = V_{DD}$, pull-down resistor not incorporated				
Input leakage current,	ILIL1	K10-K13 VI = 0	ע כ			-3	μA
low	ILIL2	K1/00-K1/07 V1 = 0	ע כ			-3	μA
	Ilil3	$S_0, S_1, S_2 V_1 = 0$	$S_0, S_1, S_2 V_1 = 0 V$			-3	μA
Output voltage, high	Vон1	REM, LED, KI/00-K	Киот Іон = -0.3 mA	0.8Vdd			V
Output voltage, low	Vol1	REM, LED	IoL = 0.3 mA			0.3	V
	Vol2	K1/00-K1/07	lol = 15 μA			0.4	V
Output current, high	Іон1	REM	Vdd = 3.0 V, Voн = 1.0 V	-5	-9		mA
	Іон2	K1/00-K1/07	Vdd = 3.0 V, Voн = 2.2 V	-2.5	-5		mA
Output current, low	IOL1	K1/00-K1/07	$V_{DD} = 3.0 \text{ V}, \text{ Vol} = 0.4 \text{ V}$	30	70		μA
			$V_{DD} = 3.0 \text{ V}, \text{ Vol} = 2.2 \text{ V}$	100	220		μA
On-chip pull-down resistor	R1	K10-K13, S0, S1, S	2	75	150	300	kΩ
	R2	K1/00-K1/07		130	250	500	kΩ
Data retention power	VDDOR	In STOP mode		1.2		3.6	V
supply voltage							
RAM retention detection	Vid				1.6	1.7	V
voltage							
Supply current	IDD1	Operation	$f_x = 4.0 \text{ MHz}, V_{DD} = 3 \text{ V} \pm 10\%$		0.7	1.4	mA
		mode					
	IDD2	HALT mode	$fx = 4.0 \text{ MHz}, \text{ V}_{\text{DD}} = 3 \text{ V} \pm 10\%$		0.65	1.3	mA
	Ірдз	STOP mode	$V_{DD} = 3 V \pm 10\%$		2.2	9.5	μA
			$V_{DD} = 3 V \pm 10\%, T_A = 25^{\circ}C$		2.2	3.5	μA

DC Characteristics (TA = -40 to +85°C, VDD = 1.9 to 3.6 V)

<R>

AC Characteristics (TA = -40 to +85°C, VDD = 1.9 to 3.6 V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Instruction execution time	tcy			14	16	18.5	μs
K10-K13, S0, S1 high-level	tн						μs
width		When releasing standby mode	In HALT mode	10			μs
			In STOP mode	Note			μs
RESET low-level width	trsl			10			μs

Note 10 + 1024/fx + oscillation growth time

Remark tcy = 64/fx (fx: System clock oscillation frequency)

POC Circuit (T_A = -40 to $+85^{\circ}$ C)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
POC detection voltage ^{Note}	VPOC			1.8	1.9	V

Note Refers to the voltage with which the POC circuit releases an internal reset. If V_{POC} < V_{DD}, the internal reset is released.

From the time of $V_{POC} \ge V_{DD}$ until the internal reset takes effect, lag of up to 1 ms occurs. When the period of $V_{POC} \ge V_{DD}$ lasts less than 1 ms, the internal reset may not take effect.

Internal Oscillator Characteristics (TA = -10 to $+70^{\circ}$ C, V_{DD} = 2.0 to 3.6 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Oscillation frequency	fx		3.92	4.0	4.08	MHz

<R> PROM Programming Mode

DC programming characteristics (TA = 25°C, VDD = 3.0 \pm 0.3 V, VPP = 10.5 \pm 0.3 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input voltage, high	VIH1	Other than SCLK	0.7Vdd		VDD	V
	VIH2	SCLK	Vdd - 0.5		VDD	V
Input voltage, low	VIL1	Other than SCLK	0		0.3Vdd	V
	VIL2	SCLK	0		0.4	V
Input leakage current	lu -	VIN = VIL OF VIH			10	μA
Output voltage, high	Vон	Іон = —1 mA	Vdd - 1.0			V
Output voltage, low	Vol	loL = 1.6 mA			0.4	V
VDD supply current	lod				2	mA
VPP supply current	Ірр				0.3	mA

Cautions 1. Keep VPP to within +11.0 V including overshoot.


2. Apply VDD before VPP and turns it off after VPP.


AC programming characteristics (TA = 25°C, VDD = 3.0 ± 0.3 V, VPP = 10.5 ± 0.3 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Reset setup time	tres		10			μs
Oscillation stabilization wait time1	twait1		2			ms
Oscillation stabilization wait time2	twait2		1			ms
SCLK cycle time	tĸcy				1	MHz
VPP setup time (to Program command)	twa		1.8			ms
Program command \rightarrow Data input wait time	twi		0.25			μs
Program data \rightarrow Command input wait time	twn		90			μs
VPP setup time (to Verify command)	tra		1.8			ms
Verify command \rightarrow Data output wait time	tRI		5			μs
Verify data \rightarrow Command input wait time	tre		0.25			μs
VPP setup time	toa		1.8			ms
(to Reset, Increase, Inhibit command)						
Reset, Increase, Inhibit command	toi		0.25			μs
\rightarrow Data (NULL) input wait time						
Reset, Increase, Inhibit command	tот		0.25			μs
\rightarrow Command input wait time						

NEC







17. CHARACTERISTIC CURVES (REFERENCE VALUES) (μ PD6P8)


NEC

Data Sheet U17848EJ3V0DS

18. APPLICATION CIRCUIT EXAMPLE

Example of Application to System


· Remote-control transmitter (48 keys accommodated, mode selection switch accommodated)



Note S2: Set to STOP mode release disabled



Remote-control transmitter (56 keys accommodated)




Note S2: Set to STOP mode release enabled

Remote-control transmitter (56 keys accommodated, mode selection switch accommodated)

Data can be read from the K_{1/00} to K_{1/07} pins by connecting a pull-up resistor of approx. 50 k Ω and a switch to these pins (which then become high level when the switch is on and low level when off). Set the K_{1/00} to K_{1/07} pins to input mode at this time. Reading data from these pins enables multiple output data to be obtained for the same key input.

A pull-up resistor can be connected to any of pins $K_{1/00}$ to $K_{1/07}$ (the figure below shows an example of when a pull-up resistor is connected to the $K_{1/05}$ pin).




Note S2: Set to STOP mode release enabled

NEC

19. PACKAGE DRAWING

20-PIN PLASTIC SSOP (7.62 mm (300))



NOTE

Each lead centerline is located within 0.13 mm of its true position (T.P.) at maximum material condition.

	(UNIT:mm)
ITEM	MILLIMETERS
A	6.65±0.15
В	0.475 MAX.
С	0.65 (T.P.)
D	$0.24^{+0.08}_{-0.07}$
Е	0.1±0.05
F	1.3±0.1
G	1.2
Н	8.1±0.2
Ι	6.1±0.2
J	1.0±0.2
К	0.17±0.03
L	0.5
М	0.13
N	0.10
Р	3° ^{+5°} 3°
Т	0.25
U	0.6±0.15
	S20MC-65-5A4-2

- J

20. RECOMMENDED SOLDERING CONDITIONS

The μ PD6P8, 6P8A, and 6P8B must be soldered and mounted under the following recommended conditions. For soldering methods and conditions other than those recommended below, contact an NEC Electronics sales representative.

For technical information, see the following website.

Semiconductor Device Mount Manual (http://www.necel.com/pkg/en/mount/index.html)

Table 20-1. Surface Mounting Soldering Conditions

µPD6P8MC-5A4-A, 6P8AMC-5A4-A, 6P8BMC-5A4-A: 20-pin plastic SSOP (7.62 mm (300))

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 260°C, Time: 60 seconds max. (at 220°C or higher), Count: Three times or less, Exposure limit: 7 days ^{Note} (after that, prebake at 125°C for 2 to 72 hours)	IR60-207-3
Wave soldering	For details, contact an NEC Electronics sales representative.	_
Partial heating	Pin temperature: 350°C max., Time: 3 seconds max. (per pin row)	_

Note After opening the dry pack, store it at 25°C or less and 65% RH or less for the allowable storage period.

Caution Do not use different soldering methods together (except for partial heating).

Remark Products that have the part numbers suffixed by "-A" are lead-free products.

APPENDIX A. DEVELOPMENT TOOLS

A PROM programmer, program adapter, and an emulator are provided for the μ PD6P8, 6P8A, 6P8B.

Hardware

• PROM programmer (AF-9708^{Note}, AF-9709B^{Note})

These PROM programmers support the μ PD6P8, 6P8A, 6P8B. By connecting a program adapter to this PROM programmer, the μ PD6P8, 6P8A, 6P8B can be programmed.

Note These are products of Flash Support Group, Inc. For details, consult Flash Support Group, Inc. (TEL: +81-53-428-8380).

• Program adapter

(1) TEF340-6P8Note

This is used to program the μ PD6P8 in combination with the AF-9708 or AF-9709B.

(2) TEF340-6P8ANote

This is used to program the μ PD6P8A, 6P8B in combination with the AF-9708 or AF-9709B.

Note These are products of Flash Support Group, Inc. For details, consult Flash Support Group, Inc. (TEL: +81-53-428-8380).

• Emulator (EB-69^{Note}, EB-69A^{Note})

This is used to emulate the μ PD6P8, 6P8A, 6P8B.

Note These are products of Naito Densei Machida Mfg. Co., Ltd. For details, contact Naito Densei Machida Mfg. Co., Ltd. (+81-45-475-4191).

Software

Assembler (AS6133 Ver. 2.22 or later)

This is a development tool for remote control transmitter software.

Part Number List of AS6133


Host Machine	OS	Supply Medium	Part Number
PC-9800 series (CPU: 80386 or later)	MS-DOS [™] (Ver. 5.0 to Ver. 6.2)	3.5-inch 2HD	μS5A13AS6133
IBM PC/AT [™] compatible	MS-DOS (Ver. 6.0 to Ver. 6.22)	3.5-inch 2HC	μS7B13AS6133
	PC DOS [™] (Ver. 6.1 to Ver. 6.3)		

Caution Although Ver.5.0 or later has a task swap function, this function cannot be used with this software.

APPENDIX B. EXAMPLE OF REMOTE CONTROL TRANSMISSION FORMAT (In the case of NEC transmission format in command one-shot transmission mode)

Caution When using the NEC transmission format, please apply for a custom code at NEC Electronics.


(1) REM output waveform (from <2> on, the output is made only when the key is kept pressed)




Remark If the key is repeatedly pressed, the power consumption of the infrared light-emitting diode (LED) can be reduced by sending the reader code and the stop bit from the second time.

(2) Enlarged waveform of <1>


NEC




(3) Enlarged waveform of <3>




(4) Enlarged waveform of <2>





(5) Carrier waveform (enlarged waveform of each code's high period)

(6) Bit array of each code



Caution To prevent malfunction with other systems when receiving data in the NEC transmission format, not only fully decode (make sure to check Data Code as well) the total 32 bits of the 16-bit custom codes (Custom Code, Custom Code') and the 16-bit data codes (Data Code, Data Code) but also check to make sure that no signals are present.

NOTES FOR CMOS DEVICES —

1 VOLTAGE APPLICATION WAVEFORM AT INPUT PIN

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between V_{IL} (MAX) and V_{IH} (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between V_{IL} (MAX) and V_{IH} (MIN).

(2) HANDLING OF UNUSED INPUT PINS

NEC

Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.

③ PRECAUTION AGAINST ESD

A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.

④ STATUS BEFORE INITIALIZATION

Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.

5 POWER ON/OFF SEQUENCE

In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current.

The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.

6 INPUT OF SIGNAL DURING POWER OFF STATE

Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.

MS-DOS is either a registered trademark or a trademark of Microsoft Corporation in the United States and/ or other countries.

PC/AT and PC DOS are trademarks of International Business Machines Corporation.

These commodities, technology or software, must be exported in accordance with the export administration regulations of the exporting country. Diversion contrary to the law of that country is prohibited.

Caution: This product uses SuperFlash® technology licensed from Silicon Storage Technology, Inc.

- The information in this document is current as of December, 2007. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC Electronics data sheets or data books, etc., for the most up-to-date specifications of NEC Electronics products. Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Electronics. NEC Electronics assumes no responsibility for any errors that may appear in this document.
- NEC Electronics does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC Electronics products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Electronics or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of a customer's equipment shall be done under the full responsibility of the customer. NEC Electronics assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC Electronics endeavors to enhance the quality, reliability and safety of NEC Electronics products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC Electronics products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment and anti-failure features.
- NEC Electronics products are classified into the following three quality grades: "Standard", "Special" and "Specific".

The "Specific" quality grade applies only to NEC Electronics products developed based on a customerdesignated "quality assurance program" for a specific application. The recommended applications of an NEC Electronics product depend on its quality grade, as indicated below. Customers must check the quality grade of each NEC Electronics product before using it in a particular application.

- "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots.
- "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support).
- "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC Electronics products is "Standard" unless otherwise expressly specified in NEC Electronics data sheets or data books, etc. If customers wish to use NEC Electronics products in applications not intended by NEC Electronics, they must contact an NEC Electronics sales representative in advance to determine NEC Electronics' willingness to support a given application.

(Note)

- (1) "NEC Electronics" as used in this statement means NEC Electronics Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC Electronics products" means any product developed or manufactured by or for NEC Electronics (as defined above).

NEC

For further information, please contact:

NEC Electronics Corporation 1753, Shimonumabe, Nakahara-ku, Kawasaki, Kanagawa 211-8668, Japan Tel: 044-435-5111 http://www.necel.com/

[America]

NEC Electronics America, Inc.

2880 Scott Blvd. Santa Clara, CA 95050-2554, U.S.A. Tel: 408-588-6000 800-366-9782 http://www.am.necel.com/

[Europe]

NEC Electronics (Europe) GmbH

Arcadiastrasse 10 40472 Düsseldorf, Germany Tel: 0211-65030 http://www.eu.necel.com/

Hanover Office

Podbielskistrasse 166 B 30177 Hannover Tel: 0 511 33 40 2-0

Munich Office Werner-Eckert-Strasse 9 81829 München Tel: 0 89 92 10 03-0

Stuttgart Office Industriestrasse 3 70565 Stuttgart Tel: 0 711 99 01 0-0

United Kingdom Branch Cygnus House, Sunrise Parkway Linford Wood, Milton Keynes MK14 6NP, U.K. Tel: 01908-691-133

Succursale Française

9, rue Paul Dautier, B.P. 52 78142 Velizy-Villacoublay Cédex France Tel: 01-3067-5800

Sucursal en España Juan Esplandiu, 15

28007 Madrid, Spain Tel: 091-504-2787

Tyskland Filial

Täby Centrum Entrance S (7th floor) 18322 Täby, Sweden Tel: 08 638 72 00

Filiale Italiana Via Fabio Filzi, 25/A 20124 Milano, Italy Tel: 02-667541

Branch The Netherlands

Steijgerweg 6 5616 HS Eindhoven The Netherlands Tel: 040 265 40 10

[Asia & Oceania]

NEC Electronics (China) Co., Ltd 7th Floor, Quantum Plaza, No. 27 ZhiChunLu Haidian District, Beijing 100083, P.R.China Tel: 010-8235-1155 http://www.cn.necel.com/

Shanghai Branch

Room 2509-2510, Bank of China Tower, 200 Yincheng Road Central, Pudong New Area, Shanghai, P.R.China P.C:200120 Tel:021-5888-5400 http://www.cn.necel.com/

Shenzhen Branch

Unit 01, 39/F, Excellence Times Square Building, No. 4068 Yi Tian Road, Futian District, Shenzhen, P.R.China P.C:518048 Tel:0755-8282-9800 http://www.cn.necel.com/

NEC Electronics Hong Kong Ltd.

Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tel: 2886-9318 http://www.hk.necel.com/

NEC Electronics Taiwan Ltd.

7F, No. 363 Fu Shing North Road Taipei, Taiwan, R. O. C. Tel: 02-8175-9600 http://www.tw.necel.com/

NEC Electronics Singapore Pte. Ltd.

238A Thomson Road, #12-08 Novena Square, Singapore 307684 Tel: 6253-8311 http://www.sg.necel.com/

NEC Electronics Korea Ltd.

11F., Samik Lavied'or Bldg., 720-2, Yeoksam-Dong, Kangnam-Ku, Seoul, 135-080, Korea Tel: 02-558-3737 http://www.kr.necel.com/

G0706