

# IS 61C67

## 16K X 1 HIGH SPEED CMOS STATIC RAM

PRELIMINARY  
OCTOBER 1990

### FEATURES

- High speed access time 15, 20, 25ns (Max.)
- Low active power- 200mW (Typical)
- Low standby power-55mW (Typical) TTL standby -10 $\mu$ W (Typical) CMOS standby (L-version)
- Fully static operation-no clock or refresh required
- TTL compatible inputs and outputs
- 2V data retention for battery backup (L-version)
- Single 5V power supply

### DESCRIPTION


The ISSI IS61C67 is a high speed, low power, 16384- word by 1- bit CMOS static RAM. It is fabricated using ISSI's high performance CMOS double metal technology. This highly reliable process coupled with innovative circuit design techniques, yields access times as fast as 15ns maximum.

When  $\overline{CE}$  is high (de-selected), the device assumes a standby mode at which the power dissipation can be reduced down to 10 $\mu$ W typical at CMOS input levels (L-version).

Easy memory expansion is provided by using active low Chip Enable Input. The active low Write Enable controls both writing and reading of the memory.

The IS61C67 is available in 300 mil PDIP.

### FUNCTIONAL BLOCK DIAGRAM



### PIN CONFIGURATION

|      |    |    |                 |
|------|----|----|-----------------|
| A0   | 1  | 20 | VCC             |
| A1   | 2  | 19 | A13             |
| A2   | 3  | 18 | A12             |
| A3   | 4  | 17 | A11             |
| A4   | 5  | 16 | A10             |
| A5   | 6  | 15 | A9              |
| A6   | 7  | 14 | A8              |
| DOUT | 8  | 13 | A7              |
| WE   | 9  | 12 | DIN             |
| GND  | 10 | 11 | $\overline{CE}$ |

DIP

**Integrated Silicon Solution, Inc.**

680 Almanor, Sunnyvale, California 94086 (408) 733-4774 FAX (408) 245-4774

This document contains preliminary data. ISSI reserves the right to make changes to its products at any time without notice in order to improve design and supply the best possible product. We assume no responsibility for any errors which may appear in this publication. IS61C68 Rev. 1, © Copyright 1990, Integrated Silicon Solution, Inc.



## TRUTH TABLE

| MODE                         | $\overline{WE}$ | $\overline{CE}$ | D <sub>IN</sub> | D <sub>OUT</sub> | V <sub>CC</sub> CURRENT             |
|------------------------------|-----------------|-----------------|-----------------|------------------|-------------------------------------|
| Not Selected<br>(Power Down) | X               | H               | X               | High Z           | I <sub>SB1</sub> , I <sub>SB2</sub> |
| Read                         | H               | L               | X               | D <sub>OUT</sub> | I <sub>CC1</sub> , I <sub>CC2</sub> |
| Write                        | L               | L               | D <sub>IN</sub> | High Z           | I <sub>CC1</sub> , I <sub>CC2</sub> |

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE (1)

| Parameter              | Description                          | IS61C67-15<br>IS61C67-L15 |      | IS61C67-20<br>IS61C67-L20 |      | IS61C67-25<br>IS61C67-L25 |      | Units |
|------------------------|--------------------------------------|---------------------------|------|---------------------------|------|---------------------------|------|-------|
|                        |                                      | MIN.                      | MAX. | MIN.                      | MAX. | MIN.                      | MAX. |       |
| <b>READ CYCLE</b>      |                                      |                           |      |                           |      |                           |      |       |
| t <sub>RC</sub>        | Read Access Time                     | 15                        |      | 20                        |      | 25                        |      | ns    |
| t <sub>AA</sub>        | Address Access Time                  |                           | 15   |                           | 20   |                           | 25   | ns    |
| t <sub>OHA</sub>       | Output Hold Time                     | 3                         |      | 3                         |      | 3                         |      | ns    |
| t <sub>ACE</sub>       | $\overline{CE}$ Access Time          |                           | 15   |                           | 20   |                           | 25   | ns    |
| t <sub>ILZCE</sub>     | $\overline{CE}$ to Low Z Output      | 3                         |      | 3                         |      | 3                         |      | ns    |
| t <sub>IHZCE (2)</sub> | $\overline{CE}$ to High Z Output     |                           | 8    |                           | 10   |                           | 12   | ns    |
| t <sub>PU</sub>        | $\overline{CE}$ to Power Up          | 0                         |      | 0                         |      | 0                         |      | ns    |
| t <sub>PD</sub>        | $\overline{CE}$ to Power Down        |                           | 15   |                           | 20   |                           | 20   | ns    |
| <b>WRITE CYCLE (3)</b> |                                      |                           |      |                           |      |                           |      |       |
| t <sub>WC</sub>        | Write Cycle Time                     | 15                        |      | 20                        |      | 25                        |      | ns    |
| t <sub>SCE</sub>       | $\overline{CE}$ to Write End         | 15                        |      | 17                        |      | 22                        |      | ns    |
| t <sub>AW</sub>        | Address Set-up Time to Write End     | 15                        |      | 17                        |      | 20                        |      | ns    |
| t <sub>HA</sub>        | Address Hold to Write End            | 0                         |      | 0                         |      | 0                         |      | ns    |
| t <sub>SA</sub>        | Address Set-up Time                  | 0                         |      | 0                         |      | 0                         |      | ns    |
| t <sub>PWE</sub>       | $\overline{WE}$ Pulse Width          | 14                        |      | 17                        |      | 20                        |      | ns    |
| t <sub>SD</sub>        | Data Set-up to Write End             | 8                         |      | 10                        |      | 12                        |      | ns    |
| t <sub>HD</sub>        | Data hold to Write End               | 0                         |      | 0                         |      | 0                         |      | ns    |
| t <sub>IHZWE (2)</sub> | $\overline{WE}$ Low to High-Z Output |                           | 6    |                           | 7    |                           | 8    | ns    |
| t <sub>ILZWE</sub>     | $\overline{WE}$ High to Low-Z Output | 0                         |      | 0                         |      | 0                         |      | ns    |

## Notes:

1. Test conditions assume signal transition times of 5ns or less, timing reference levels of 1.5V, Input pulse levels of 0 to 3.0V and output loading specified in Figure 1a.
2. Tested with the load in Figure 1b. Transition is measured  $\pm 500$ mV from steady state voltage.
3. The internal write time is defined by the overlap of  $\overline{CE}$  low and  $\overline{WE}$  low. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write.
4.  $\overline{WE}$  is high for a Read Cycle.
5. The device is continuously selected.  $\overline{CE} = V_{IL}$ .
6. Address is valid prior to or coincident with  $\overline{CE}$  Low transitions.

# IS 61C67

## AC TEST CONDITIONS

|   |            |
|---|------------|
| Input Pulse Level                           | 0V to 3.0V |
| Input Rise and Fall Times                   | 5ns        |
| Input and Output Timing and Reference Level | 1.5V       |

## AC TEST LOADS




Figure 1a






Figure 1b

## AC WAVEFORMS


### READ CYCLE NO. 1 (Note 4, 5)




### READ CYCLE NO. 2 (Note 4,6)



WRITE CYCLE NO. 1 ( $\overline{WE}$  controlled) (Note 3)



WRITE CYCLE NO. 2 ( $\overline{CE}$  controlled) (Note 3)




# IS 61C67

## DATA RETENTION CHARACTERISTICS (L-version only)

| Parameter | Description                          | Test Condition                                   | Min.  | Max.  | Units   |
|-----------|--------------------------------------|--|-------|-------|---------|
| VDR       | VCC for retention of data            | VCC = 2.0V                                       | 2.0   | ----  | V       |
| ICCDR     | Data retention current               | $\overline{CE} \geq VCC - 0.2V$ ,<br>CMOS Inputs | ----- | 100   | $\mu A$ |
| tCDR      | Chip deselect to data retention time |  | 0     | ----- | ns      |
| tR        | Operation recovery time              |  | tRC   | ----  | ns      |
| ILI       | Input leakage current                |  | ----- | 2     | $\mu A$ |

## DATA RETENTION WAVEFORM



## PIN DESCRIPTIONS

### $A_0 - A_{13}$ Address Inputs

These 14 address inputs select one of the 16,384 1-bit words in the RAM.

### $\overline{CE}$ Chip Enable Input

$\overline{CE}$  is active low. The chip enable is active to read from or write to the device. If chip enable is not active, the device is deselected and is in a standby power mode. The Dour pins will be in the high-impedance state when the device is deselected.

**GND** - Ground

### $\overline{WE}$ Write Enable Input

The write enable input is active low and controls read and write operations. With the chip selected, when  $\overline{WE}$  is low Input data present on the I/O pins will be written into the selected memory location.

### D<sub>IN</sub>


Data input port used to write data into the RAM.

### D<sub>OUT</sub>

Data output port used to read data from the RAM.

**Vcc** - Power

20 PIN 300 Mil Plastic Dip Package



# IS 61C67

---

| SPEED (ns)   | ORDER PART NUMBER | PACKAGE               | TEMPERATURE RANGE |
|--------------|-------------------|-----------------------|-------------------|
| 15           | IS61C67-15N       | Plastic DIP - 300 mil | 0°C to +70°C      |
| 15 Low Power | IS61C67-L15N      | Plastic DIP - 300 mil | 0°C to +70°C      |
| 20           | IS61C67-20N       | Plastic DIP - 300 mil | 0°C to +70°C      |
| 20 Low Power | IS61C67-L20N      | Plastic DIP - 300 mil | 0°C to +70°C      |
| 25           | IS61C67-25N       | Plastic DIP - 300 mil | 0°C to +70°C      |
| 25 Low Power | IS61C67-L25N      | Plastic DIP - 300 mil | 0°C to +70°C      |



***Integrated Silicon Solution, Inc.***

680 Almanor Avenue, Sunnyvale, California 94086 (408) 733-ISSI FAX (408) 245-ISSI