


# 512Kx32 SRAM MODULE, SMD 5962-94611

## FEATURES

- Access Times of 15\*, 17, 20, 25, 35, 45, 55ns
- Packaging
  - 66 pin, PGA Type, 1.075" square, Hermetic Ceramic HIP (Package 400).
  - 68 lead, 40mm Hermetic Low Profile CQFP, 3.5mm (0.140") (Package 502)<sup>1</sup>, Package to be developed.
  - 68 lead, Hermetic CQFP (G2T)<sup>1</sup>, 22.4mm (0.880") square (Package 509) 4.57mm (0.180") height. Designed to fit JEDEC 68 lead 0.990" CQFJ footprint (Fig. 3).
  - 68 lead, Hermetic CQFP (G1U), 23.9mm (0.940") square (Package 519) 3.57mm (0.140") height. Designed to fit JEDEC 68 lead 0.990" CQFJ footprint (Fig. 3).
  - 68 lead, Hermetic CQFP (G1T), 23.9mm (0.940") square (Package 524) 4.06mm (0.160") height.
- Organized as 512Kx32, User Configurable as 1Mx16 or 2Mx8
- Commercial, Industrial and Military Temperature Ranges
- TTL Compatible Inputs and Outputs
- 5 Volt Power Supply
- Low Power CMOS
- Built-in Decoupling Caps and Multiple Ground Pins for Low Noise Operation
- Weight
  - WS512K32-XH1X - 13 grams typical
  - WS512K32-XG2TX<sup>1</sup> - 8 grams typical
  - WS512K32-XG1UX - 5 grams typical
  - WS512K32-XG1TX - 5 grams typical
  - WS512K32-XG4TX<sup>1</sup> - 20 grams typical

\*15ns Access Time available only in Commercial and Industrial Temperature. This speed is not fully characterized and is subject to change without notice.  
 Note 1: Package Not Recommended For New Design

FIG. 1 PIN CONFIGURATION FOR WS512K32N-XH1X



PIN DESCRIPTION

I/O <sub>0-31</sub>	Data Inputs/Outputs
A <sub>0-18</sub>	Address Inputs
$\overline{WE}_{1-4}$	Write Enables
$\overline{CS}_{1-4}$	Chip Selects
$\overline{OE}$	Output Enable
V <sub>CC</sub>	Power Supply
GND	Ground
NC	Not Connected

BLOCK DIAGRAM









FIG. 2 PIN CONFIGURATION FOR WS512K32-XG4TX<sup>1</sup>



Note 1: Package Not Recommended For New Design

FIG. 3 PIN CONFIGURATION FOR WS512K32-XG2TX<sup>1</sup>, WS512K32-XG1TX AND WS512K32-XG1UX



The White 68 lead CQFP fills the same fit and function as the JEDEC 68 lead CQFJ or 68 PLCC. But it has the TCE and lead inspection advantage of the CQFP form.

Note 1: Package Not Recommended For New Design



## ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Min	Max	Unit
Operating Temperature	T <sub>A</sub>	-55	+125	°C
Storage Temperature	T <sub>STG</sub>	-65	+150	°C
Signal Voltage Relative to GND	V <sub>G</sub>	-0.5	V <sub>CC</sub> +0.5	V
Junction Temperature	T <sub>J</sub>		150	°C
Supply Voltage	V <sub>CC</sub>	-0.5	7.0	V

## RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Max	Unit
Supply Voltage	V <sub>CC</sub>	4.5	5.5	V
Input High Voltage	V <sub>IH</sub>	2.2	V <sub>CC</sub> + 0.3	V
Input Low Voltage	V <sub>IL</sub>	-0.5	+0.8	V
Operating Temp (Mil)	T <sub>A</sub>	-55	+125	°C

## TRUTH TABLE

CS	OE	WE	Mode	Data I/O	Power
H	X	X	Standby	High Z	Standby
L	L	H	Read	Data Out	Active
L	H	H	Out Disable	High Z	Active
L	X	L	Write	Data In	Active

## CAPACITANCE (T<sub>A</sub> = +25°C)

Parameter	Symbol	Conditions	Max	Unit
OE capacitance	C <sub>OE</sub>	V <sub>IN</sub> = 0 V, f = 1.0 MHz	50	pF
WE1-4 capacitance HIP (PGA)	C <sub>WE</sub>	V <sub>IN</sub> = 0 V, f = 1.0 MHz	20	pF
CQFP G4T			50	
CQFP G2T/G1U/G1T			20	
CS1-4 capacitance	C <sub>CS</sub>	V <sub>IN</sub> = 0 V, f = 1.0 MHz	20	pF
Data I/O capacitance	C <sub>I/O</sub>	V <sub>I/O</sub> = 0 V, f = 1.0 MHz	20	pF
Address input capacitance	C <sub>AD</sub>	V <sub>IN</sub> = 0 V, f = 1.0 MHz	50	pF

*This parameter is guaranteed by design but not tested.*

## DC CHARACTERISTICS

(V<sub>CC</sub> = 5.0V, V<sub>SS</sub> = 0V, T<sub>A</sub> = -55°C TO +125°C)

Parameter	Symbol	Conditions	Min		Units
			Min	Max	
Input Leakage Current	I <sub>LI</sub>	V <sub>CC</sub> = 5.5, V <sub>IN</sub> = GND to V <sub>CC</sub>		10	μA
Output Leakage Current	I <sub>LO</sub>	$\overline{CS} = V_{IH}, \overline{OE} = V_{IH}, V_{OUT} = GND \text{ to } V_{CC}$		10	μA
Operating Supply Current x32 Mode	I <sub>CC x 32</sub>	$\overline{CS} = V_{IL}, \overline{OE} = V_{IH}, f = 5\text{MHz}, V_{CC} = 5.5$		660	mA
Standby Current	I <sub>SB</sub>	$\overline{CS} = V_{IH}, \overline{OE} = V_{IH}, f = 5\text{MHz}, V_{CC} = 5.5$		80	mA
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> = 8mA for 15 - 35ns, I <sub>OL</sub> = 2.1mA for 45 - 55ns, V <sub>CC</sub> = 4.5		0.4	V
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -4.0mA for 15 - 35ns, I <sub>OH</sub> = -1.0mA for 45 - 55ns, V <sub>CC</sub> = 4.5	2.4		V

NOTE: DC test conditions: V<sub>IH</sub> = V<sub>CC</sub>-0.3V, V<sub>IL</sub> = 0.3V

## DATA RETENTION CHARACTERISTICS (T<sub>A</sub> = -55°C TO +125°C)

Parameter	Symbol	Conditions	Min		Units
			Min	Max	
Data Retention Supply Voltage	V <sub>DR</sub>	$\overline{CS} \geq V_{CC} \leq 0.2V$	2.0	5.5	V
Data Retention Current	I <sub>CCDR1</sub>	V <sub>CC</sub> = 3V		28	mA
Low Power Data Retention Current (WS512K32L-XXX)	I <sub>CCDR2</sub>	V <sub>CC</sub> = 3V		16	mA



## AC CHARACTERISTICS (VCC = 5.0V, VSS = 0V, TA = -55°C TO +125°C)

Parameter	Symbol	-15*		-17		-20		-25		-35		-45		-55		Units
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Read Cycle Time	t <sub>RC</sub>	15		17		20		25		35		45		55		ns
Address Access Time	t <sub>AA</sub>		15		17		20		25		35		45		55	ns
Output Hold from Address Change	t <sub>OH</sub>	0		0		0		0		0		0		0		ns
Chip Select Access Time	t <sub>ACS</sub>		15		17		20		25		35		45		55	ns
Output Enable to Output Valid	t <sub>OE</sub>		8		9		10		12		25		25		25	ns
Chip Select to Output in Low Z	t <sub>CLZ</sub> <sup>1</sup>	2		2		2		2		4		4		4		ns
Output Enable to Output in Low Z	t <sub>OLZ</sub> <sup>1</sup>	0		0		0		0		0		0		0		ns
Chip Disable to Output in High Z	t <sub>CHZ</sub> <sup>1</sup>		12		12		12		12		15		20		20	ns
Output Disable to Output in High Z	t <sub>OHZ</sub> <sup>1</sup>		12		12		12		12		15		20		20	ns

\*15ns Access Time available only in Commercial and Industrial Temperature. This speed is not fully characterized and is subject to change without notice.

1. This parameter is guaranteed by design but not tested.

## AC CHARACTERISTICS (VCC = 5.0V, VSS = 0V, TA = -55°C TO +125°C)


Parameter	Symbol	-15*		-17		-20		-25		-35		-45		-55		Units
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Write Cycle Time	t <sub>WC</sub>	15		17		20		25		35		45		55		ns
Chip Select to End of Write	t <sub>CW</sub>	13		15		15		17		25		35		50		ns
Address Valid to End of Write	t <sub>AW</sub>	13		15		15		17		25		35		50		ns
Data Valid to End of Write	t <sub>DW</sub>	10		11		12		13		20		25		25		ns
Write Pulse Width	t <sub>WP</sub>	13		15		15		17		25		35		40		ns
Address Setup Time	t <sub>AS</sub>	2		2		2		2		2		2		2		ns
Address Hold Time	t <sub>AH</sub>	0		0		0		0		0		5		5		ns
Output Active from End of Write	t <sub>OW</sub> <sup>1</sup>	2		2		3		4		4		5		5		ns
Write Enable to Output in High Z	t <sub>WHZ</sub> <sup>1</sup>		8		9		11		13		15		20		20	ns
Data Hold Time	t <sub>DH</sub>	0		0		0		0		0		0		0		ns

\*15ns Access Time available only in Commercial and Industrial Temperature. This speed is not fully characterized and is subject to change without notice.

1. This parameter is guaranteed by design but not tested.

2. The Address Setup Time of minimum 2ns is for the G2T, G1U and H1 packages. tAS minimum for the G4T package is 0ns.

FIG. 4 AC TEST CIRCUIT



### AC TEST CONDITIONS

Parameter	Typ	Unit
Input Pulse Levels	V <sub>IL</sub> = 0, V <sub>IH</sub> = 3.0	V
Input Rise and Fall	5	ns
Input and Output Reference Level	1.5	V
Output Timing Reference Level	1.5	V

Notes:

V<sub>Z</sub> is programmable from -2V to +7V.

I<sub>OL</sub> & I<sub>OH</sub> programmable from 0 to 16mA.

Tester Impedance Z<sub>0</sub> = 75 Ω.

V<sub>Z</sub> is typically the midpoint of V<sub>OH</sub> and V<sub>OL</sub>.

I<sub>OL</sub> & I<sub>OH</sub> are adjusted to simulate a typical resistive load circuit.

ATE tester includes jig capacitance.



FIG. 5 TIMING WAVEFORM - READ CYCLE




FIG. 6 WRITE CYCLE -  $\overline{WE}$  CONTROLLED






FIG. 7 WRITE CYCLE -  $\overline{CS}$  CONTROLLED






## PACKAGE 400: 66 PIN, PGA TYPE, CERAMIC HEX-IN-LINE PACKAGE, HIP (H1)



ALL LINEAR DIMENSIONS ARE MILLIMETERS AND PARENTHETICALLY IN INCHES

## PACKAGE 502: 68 LEAD, CERAMIC QUAD FLAT PACK, LOW PROFILE CQFP (G4T)<sup>1</sup>




ALL LINEAR DIMENSIONS ARE MILLIMETERS AND PARENTHETICALLY IN INCHES

Note 1: Package Not Recommended For New Design



### PACKAGE 509: 68 LEAD, CERAMIC QUAD FLAT PACK, CQFP (G2T)<sup>1</sup>






The White 68 lead G2T CQFP fills the same fit and function as the JEDEC 68 lead CQFJ or 68 PLCC. But the G2T has the TCE and lead inspection advantage of the CQFP form.

ALL LINEAR DIMENSIONS ARE MILLIMETERS AND PARENTHETICALLY IN INCHES

Note 1: Package Not Recommended For New Design



### PACKAGE 519: 68 LEAD, CERAMIC QUAD FLAT PACK, LOW PROFILE CQFP (G1U)






The White 68 lead G1U CQFP fills the same fit and function as the JEDEC 68 lead CQFJ or 68 PLCC. But the G1U has the TCE and lead inspection advantage of the CQFP form.

ALL LINEAR DIMENSIONS ARE MILLIMETERS AND PARENTHETICALLY IN INCHES





### PACKAGE 524: 68 LEAD, CERAMIC QUAD FLAT PACK, LOW PROFILE CQFP (G1T)



The White 68 lead G1T CQFP fills the same fit and function as the JEDEC 68 lead CQFJ or 68 PLCC. But the G1T has the TCE and lead inspection advantage of the CQFP form.

ALL LINEAR DIMENSIONS ARE MILLIMETERS AND PARENTHETICALLY IN INCHES



### ORDERING INFORMATION

W S 512K 32 X - XXX X X X

LEAD FINISH:

Blank = Gold plated leads

A = Solder dip leads

DEVICE GRADE:

Q = MIL-STD-883 Compliant

M = Military Screened -55°C to +125°C

I = Industrial -40°C to 85°C

C = Commercial 0°C to +70°C

PACKAGE TYPE:

H1 = Ceramic Hex-In-line Package, HIP (Package 400)

G2T<sup>1</sup> = 22.4mm Ceramic Quad Flat Pack, CQFP (Package 509)

G4T<sup>1</sup> = 40mm Low Profile CQFP (Package 502)

G1U = 23.9mm Low Profile CQFP (Package 519)

G1T = 23.9mm Low Profile CQFP (Package 524)

ACCESS TIME (ns)

IMPROVEMENT MARK:

Blank = Standard Power

N = No Connect at pin 21 and 39 in HIP for Upgrades

L = Low Power Data Retention

ORGANIZATION, 512Kx32

User configurable as 1Mx16 or 2Mx8

SRAM

WHITE ELECTRONIC DESIGNS CORP.

*Note 1: Package Not Recommended For New Design*



DEVICE TYPE	SPEED	PACKAGE	SMD NO.
512K x 32 SRAM Module	55ns	66 pin HIP (H1)	5962-94611 05HTX
512K x 32 SRAM Module	45ns	66 pin HIP (H1)	5962-94611 06HTX
512K x 32 SRAM Module	35ns	66 pin HIP (H1)	5962-94611 07HTX
512K x 32 SRAM Module	25ns	66 pin HIP (H1)	5962-94611 08HTX
512K x 32 SRAM Module	20ns	66 pin HIP (H1)	5962-94611 09HTX
512K x 32 SRAM Module	17ns	66 pin HIP (H1)	5962-94611 10HTX
512K x 32 SRAM Module	55ns	68 lead CQFP Low Profile (G4T) <sup>1</sup>	5962-94611 05HYX
512K x 32 SRAM Module	45ns	68 lead CQFP Low Profile (G4T) <sup>1</sup>	5962-94611 06HYX
512K x 32 SRAM Module	35ns	68 lead CQFP Low Profile (G4T) <sup>1</sup>	5962-94611 07HYX
512K x 32 SRAM Module	25ns	68 lead CQFP Low Profile (G4T) <sup>1</sup>	5962-94611 08HYX
512K x 32 SRAM Module	20ns	68 lead CQFP Low Profile (G4T) <sup>1</sup>	5962-94611 09HYX
512K x 32 SRAM Module	17ns	68 lead CQFP Low Profile (G4T) <sup>1</sup>	5962-94611 10HYX
512K x 32 SRAM Module	55ns	68 lead CQFP (G2T) <sup>1</sup>	5962-94611 05HMX
512K x 32 SRAM Module	45ns	68 lead CQFP (G2T) <sup>1</sup>	5962-94611 06HMX
512K x 32 SRAM Module	35ns	68 lead CQFP (G2T) <sup>1</sup>	5962-94611 07HMX
512K x 32 SRAM Module	25ns	68 lead CQFP (G2T) <sup>1</sup>	5962-94611 08HMX
512K x 32 SRAM Module	20ns	68 lead CQFP (G2T) <sup>1</sup>	5962-94611 09HMX
512K x 32 SRAM Module	17ns	68 lead CQFP (G2T) <sup>1</sup>	5962-94611 10HMX
512K x 32 SRAM Module	55ns	68 lead CQFP (G1U)	5962-94611 05H9X
512K x 32 SRAM Module	45ns	68 lead CQFP (G1U)	5962-94611 06H9X
512K x 32 SRAM Module	35ns	68 lead CQFP (G1U)	5962-94611 07H9X
512K x 32 SRAM Module	25ns	68 lead CQFP (G1U)	5962-94611 08H9X
512K x 32 SRAM Module	20ns	68 lead CQFP (G1U)	5962-94611 09H9X
512K x 32 SRAM Module	17ns	68 lead CQFP (G1U)	5962-94611 10H9X

Note 1: Package Not Recommended For New Design