

## 1300 nm FDDI (125 Mb/s) Transceiver Module

#### **FEATURES**

- Data Rate 10Mb/s to 125Mb/s, NRZ
- Power Supply Voltage Single +5 V
- Industry Standard FDDI 2 footprint
- FDDI MIC Receptacle Integrated Package
- Differential ECL (100 K) electrical interface
- Signal Detect Function



#### **OUTLINE DIMENSIONS in inches (mm)**



### DESCRIPTION

The HFM2530 is a 1300 nm FDDI (Fiber Distributed Data Interface) Fiber Optic transceiver module that provides a low cost solution to the requirements of FDDI over multimode fiber. The module is intended for the long wavelength 125 Mb/s, ANSI X3T12 format, although it will operate with other protocols. Typical uses include: LANs (Local Area Networks) clustered workstation links, and connections to mass storage devices.

The module is designed and tested to meet the FDDI link distance requirements for long wavelength, which is up to 2 Km over 50 or 62.5 micron fiber cable.

The HFM2530 consists of independent Transmitter (TX) and Receiver (RX) functions combined in a single transceiver module. The transmitter consists of a high reliability 1300 nm LED which couples to a fiber optic cable through the MIC (Media Interface Connector) connector. The TX is driven with a differential ECL (Emitter Coupled Logic) signal applied to TX In+ and TX In-. This signal is converted to a suitable modulation current by an LED driver Integrated Circuit (IC).

The optical receiver consists of a PIN+Preamp assembly and a Silicon Bipolar Post-amp IC. Optical input is coupled to the receiver with either a 50/125 micron fiber or a 62.5/125 micron fiber through an SC connector. Output from the module consists of differential PECL data signals on RX Out+ and RX Out- and a single PECL signal detect function RX Signal Detect.

#### ODIM\_216.DOG

#### Pinout

- 1. GND<sub>RX</sub>
- 8. Casetx 9. Vcctx
- 2. Received data (RX In+) 3. Received data (RX In-)
- 10 Sending data (TX Out+)
- 4. Signal detect (SD+)
- 11 Sending data (TX Out-)
- 5. Signal detect (SD-)
- 12 Vee
- 6. VCCRX
- 13 GND<sub>TX</sub>
- 7. Casenx

#### Notes

- 1 VCCTX and VCCRX (or GNDTX and GNDRX) are not connected internally.
- 2 Case pins should be connected to GND pattern on the PCB.
- 3 Reference voltage is used only when single signal is used instead of differential ECL signals.

Honeywell reserves the right to make changes in order to improve design and supply the best products possible.

Honeywell

539

## 1300 nm FDDI (125 Mb/s) Transceiver Module

#### **RECEIVER INPUT TABLE**

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	TEST CONDITIONS
Duty Cycle Distortion	DCD			1,0	ns	
Data Dependent Jitter Random Jitter	DDJ BJ			1.2 0.76	ns ns	
Optical Power	P <sub>IN</sub>	-31.0		-14.0	dBm	

#### RECEIVER SIDE ELECTRICAL INTERFACE

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	TEST CONDITIONS
Supply Voltage	Vecax	4.75	5.0	5.25	٧	
Supply Current	I <sub>RX</sub>	25	70	120	mA	(1)
Output Voltage (High)	Vон.	Vccax -1.03		Vccax -0.88	V	(2) (3)
Output Voltage (Low)	Vol	Vcc <sub>R</sub> x -1.81	28.VVI.C. 07. 20. A 7.00 THI SHOWS BEEN TO	Vcc <sub>R</sub> x -1.62	V	(2) (3)
Rise Time (20%-80%)	te	0.45	1.0	2.0	ns	(2) (3) (4)
Fall Time (80%-20%)	tr	0.45	1.0	2.0	ns	(2) (3) (4)

#### Notes

- 1. Output currents are not included. 50% duty cycle data pattern at 125 Mb/s.
- 2. Output Load Resistance RL = 50 to Vccrx 2.0 V. Transmission lines connected to RX In+ and RX In- should be symmetrical.
- 3. VCCRX = 5.0 V, Ta = 25°C.
- 4. Measured at RX.

#### RECEIVER SIDE ELECTRO-OPTICAL INTERFACE CHARACTERISTICS

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	TEST CONDITIONS
Eye opening	TEYE	2.1			ns	(1)
Signal Assert Power	PA	*	-33	-31	dBm	(2)
Signal Assert Time	TA		-10	100	μs	
Signal DeAssert Power	Po	-45 or Pb	-36		dBm	(2)
Signal DeAssert Time	Tα		10	350	US	
Signal Hysteresis	Phys	1.5			dB	(3)

#### Note

- 1. Eye opening shall be measured at peak-to-peak (BER = 2.5 x 10<sup>-10</sup>) using DDJ test patterns outlined in Appendix -A of FDDI PMD. The input DDJ is 1.2 ns (peak-to-peak), input DCD (Duty Cycle Distortion) is 1.0 ns (peak-to-peak) and input RJ (Random Jitter) is 0.76 ns (peak-to-peak). See Receiver Input Table.
- SD Assert/Deassert Times are measured using Idle symbols (62.5 MHz square wave). SD Assert/Deassert Power is measured by
  increasing/decreasing the input optical power using Idle symbols (62.5 MHz square wave). Pb is an input optical power which yields a
  BER of 0.01 or less.
- 3. Hysteresis is the difference between SD Assert Power and SD Deassert Power.

### TRANSMITTER SIDE ELECTRICAL INTERFACE

T<sub>A</sub> = 0 to 70°C, V<sub>CC</sub> = 4.75 to 5.25 V, V<sub>EE</sub> = GND, unless otherwise specified

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	TEST CONDITIONS
Supply Voltage	Vсстх	4.75	5.0	5.25	V	
Supply Current	ltx	40	90	160	mA	(1)
Input Voltage (High)	ViH	Vcc <sub>T</sub> x -1.17	7	Vcc <sub>T</sub> x -0.73	V	(2)
Input Voltage (Low)	ViL	Vcc+x -1.95	5	Vcctx -1.45	٧	(2)
Input Current (High)	lн		AND RESERVED TO A STATE OF THE PROPERTY OF THE	400	μА	(2)
Input Current (Low)	ИL			150	uА	(2)
Reference Voltage	V <sub>BB</sub>	Vсстх - 1.4	1	V <sub>ССТ</sub> х - 1.23	ν	. (3)

#### Notes

- 1. Input bias currents are not included in Supply Current. 50% duty cycle data pattern at 125 Mb/s.
- 2. VCCTX = 5.0 V, Ta = 25°C.
- 3. VBB should only be connected to TX In+ or TX In-

Honeywell

Honeywell reserves the right to make changes in order to improve design and supply the best products possible.



### 1300 nm FDDI (125 Mb/s) Transceiver Module

#### TRANSMITTER SIDE ELECTRO-OPTICAL INTERFACE CHARACTERISTICS

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	TEST CONDITIONS
Average Output Power	Po	-19.0	-16.0	-14.0	dBm	(1)
Output Power (Input Low)	PoL			-45	dBm	(2)
Eye opening	TEYE	6.1		8.0	ns	(3)
Rise Time (10%-90%)	t <sub>R</sub>	0.6	1,5	3.5	ns	(4) (5)
Fall Time (90%-10%)	t⊨	0.6	2.0	3.5	ns	(4) (5)
Center Wavelength	λсε	1270	1330	1380	nm	(4)
Spectral Width (FWHM)	Δλ				nm	. (5)

#### Motor

- 1. Average optical power is measured at the end of 100 m length 62.5/125/0.275 graded index fiber cable using the Halt Line State (12.5 MHz square wave) at the beginning of life (BOL).
- 2. Optical Power (Input Low) is measured using Quiet Line State (steady state low data).
- 3. The value is peak-to-peak (BER = 2.5 x 10<sup>-10</sup>). The input signal is DDJ (Data Dependent Jitter) test pattern outlined in FDDI PMD (Physical Media Dependent)
- 4. The optical spectral width (full width half maximum) conforms to boundaries outlined in Figure 1. This data conforms to ANSI X3T9.5 / 84-48, Rev. 8. The rise and fall time use the Halt Line State (12.5 MHz. square wave).
- 5. Refer to Figure 1: Spectral Width vs Center Wavelength

#### **ORDER GUIDE**

Description	Catalog Listing
1300 NM FDDI (125 Mb/s) Fiber	HFM2530-001
Optic Transceiver Module	•

### CAUTION

The inherent design of this component causes it to be sensitive to electrostatic discharge (ESD). To prevent ESD-induced damage and/or degradation to equipment, take normal ESD precautions when handling this product.



Honeywell reserves the right to make changes in order to improve design and supply the best products possible.




54**1** :

# 1300 nm FDDI (125 Mb/s) Transceiver Module

### RECOMMENDED TEST CIRCUIT





IC1	MC10H116	
R11, R12, R21, R22, R23, R24	82 Ω	
R13, R14, R25, R26, R27, R28	130 Ω	
H31, R32, R33, R34	510 Ω.	
C1, C2, C3	0.1 μF ceramic capacitor	***
V <sub>ccrx</sub>	4.75-5.25 VDC Input	
V <sub>ccrx</sub>	4.75-5.25 VDC Input	
V <sub>CC/Butter</sub>	5.2 VDC Input	1.0

#### **FUNCTIONAL BLOCK DIAGRAM**





Fig. 1 Spectral width VS center wavelength



542

■ 4551830 0022246 214

Honeywell reserves the right to make changes in order to improve design and supply the best products possible.