



## MOS INTEGRATED CIRCUIT

 **$\mu$ PD42S16400L, 4216400L, 42S17400L, 4217400L**
**3.3 V OPERATION 16 M-BIT DYNAMIC RAM  
4 M-WORD BY 4-BIT, FAST PAGE MODE**
**Description**

The  $\mu$ PD42S16400L, 4216400L, 42S17400L, 4217400L are 4,194,304 words by 4 bits CMOS dynamic RAMs. The fast page mode capability realize high speed access and low power consumption.

These differ in refresh cycles and the  $\mu$ PD42S16400L, 42S17400L can execute  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  self refresh.

These are packaged in 26-pin plastic TSOP(II) and 26-pin plastic SOJ.

**Features**

- 4,194,304 words by 4 bits organization
- Fast page mode
- Single +3.3 V  $\pm$  0.3 V power supply
- Fast access and cycle time

Part number	Power consumption Active (MAX.)	Access time (MAX.)	R/W cycle time (MIN.)	Fast page mode cycle time (MIN.)
$\mu$ PD42S16400L-A50, 4216400L-A50	550 mW	50 ns	90 ns	35 ns
$\mu$ PD42S17400L-A50, 4217400L-A50	660 mW			
$\mu$ PD42S16400L-A60, 4216400L-A60	288 mW	60 ns	110 ns	40 ns
$\mu$ PD42S17400L-A60, 4217400L-A60	360 mW			
$\mu$ PD42S16400L-A70, 4216400L-A70	252 mW	70 ns	130 ns	45 ns
$\mu$ PD42S17400L-A70, 4217400L-A70	324 mW			
$\mu$ PD42S16400L-A80, 4216400L-A80	216 mW	80 ns	150 ns	50 ns
$\mu$ PD42S17400L-A80, 4217400L-A80	288 mW			

- The  $\mu$ PD42S16400L,  $\mu$ PD42S17400L can execute  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  self refresh

Part number	Refresh cycle	Refresh	Power consumption at standby (MAX.)
$\mu$ PD42S16400L	4,096 cycles/128 ms	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh. $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ only refresh, Hidden refresh	0.54 mW (CMOS level input)
$\mu$ PD42S17400L	2,048 cycles/128 ms		
$\mu$ PD4216400L	4,096 cycles/64 ms	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ only refresh, Hidden refresh	1.8 mW (CMOS level input)
$\mu$ PD4217400L	2,048 cycles/32 ms		


The information in this document is subject to change without notice.

★ Ordering Information


Part number	Access time (MAX.)	Package	Refresh
$\mu$ PD42S16400LG3-A50-7JD	50 ns	26-pin plastic TSOP (II) (300 mil)	<u>CAS</u> before <u>RAS</u> self refresh
$\mu$ PD42S17400LG3-A50-7JD			<u>CAS</u> before <u>RAS</u> refresh
$\mu$ PD42S16400LG3-A60-7JD			<u>RAS</u> only refresh
$\mu$ PD42S17400LG3-A60-7JD			Hidden refresh
$\mu$ PD42S16400LG3-A70-7JD			
$\mu$ PD42S17400LG3-A70-7JD			
$\mu$ PD42S16400LG3-A80-7JD			
$\mu$ PD42S17400LG3-A80-7JD			
$\mu$ PD42S16400LLA-A50	60 ns	26-pin plastic SOJ (300 mil)	
$\mu$ PD42S17400LLA-A50			
$\mu$ PD42S16400LLA-A60			
$\mu$ PD42S17400LLA-A60			
$\mu$ PD42S16400LLA-A70			
$\mu$ PD42S17400LLA-A70			
$\mu$ PD42S16400LLA-A80			
$\mu$ PD42S17400LLA-A80			
$\mu$ PD4216400LG3-A50-7JD	70 ns	26-pin plastic TSOP (II) (300 mil)	<u>CAS</u> before <u>RAS</u> refresh
$\mu$ PD4217400LG3-A50-7JD			<u>RAS</u> only refresh
$\mu$ PD4216400LG3-A60-7JD			Hidden refresh
$\mu$ PD4217400LG3-A60-7JD			
$\mu$ PD4216400LG3-A70-7JD			
$\mu$ PD4217400LG3-A70-7JD			
$\mu$ PD4216400LG3-A80-7JD			
$\mu$ PD4217400LG3-A80-7JD			
$\mu$ PD4216400LLA-A50	80 ns	26-pin plastic SOJ (300 mil)	
$\mu$ PD4217400LLA-A50			
$\mu$ PD4216400LLA-A60			
$\mu$ PD4217400LLA-A60			
$\mu$ PD4216400LLA-A70			
$\mu$ PD4217400LLA-A70			
$\mu$ PD4216400LLA-A80			
$\mu$ PD4217400LLA-A80			

## Pin Configurations (Marking Side)

26-pin Plastic TSOP (II) (300 mil)




26-pin Plastic SOJ (300 mil)

Note A11 ...  $\mu$ PD42S16400L, 4216400LNC ...  $\mu$ PD42S17400L, 4217400L

- A0 to A11 : Address Inputs
- I/O1 to I/O4 : Data Inputs/Outputs
- RAS : Row Address Strobe
- CAS : Column Address Strobe
- WE : Write Enable
- OE : Output Enable
- Vcc : Power Supply
- GND : Ground
- NC : No Connection

## Block Diagram



## Notes 1.

Part number	Row address	Column address
$\mu$ PD42S16400L, 4216400L	A0 - A11	A0 - A9
$\mu$ PD42S17400L, 4217400L	A0 - A10	A0 - A10

2.  $\mu$ PD42S16400L, 4216400L  $\cdots 4,096 \times 1,024 \times 4$      $\mu$ PD42S17400L, 4217400L  $\cdots 2,048 \times 2,048 \times 4$

### Input/Output Pin Functions

The  $\mu$ PD42S16400L, 4216400L, 42S17400L, 4217400L have input pins  $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$ ,  $\overline{\text{WE}}$ ,  $\overline{\text{OE}}$ , Address<sup>Note</sup> and input/output pins I/O1 to I/O4.

Pin name	Input/Output	Function
RAS (Row address strobe)	Input	<p><math>\overline{\text{RAS}}</math> activates the sense amplifier by latching a row address and selecting a corresponding word line.</p> <p>It refreshes memory cell array of one line selected by the row address.</p> <p>It also selects the following function.</p> <ul style="list-style-type: none"> <li>• CAS before <math>\overline{\text{RAS}}</math> refresh</li> </ul>
CAS (Column address strobe)	Input	CAS activates data input/output circuit by latching column address and selecting a digit line connected with the sense amplifier.
A0 to Ax <sup>Note</sup> (Address inputs)	Input	<p>Address bus.</p> <p>Input total 22-bit of address signal, upper bits and lower bits<sup>Note</sup> in sequence (address multiplex method).</p> <p>Therefore, one word is selected from 4,194,304-word by 4-bit memory cell array.</p> <p>In actual operation, latch row address by specifying row address and activating <math>\overline{\text{RAS}}</math>.</p> <p>Then, switch the address bus to column address and activate <math>\overline{\text{CAS}}</math>.</p> <p>Each address is taken into the device when <math>\overline{\text{RAS}}</math> and <math>\overline{\text{CAS}}</math> are activated.</p> <p>Therefore, the address input setup time (<math>t_{ASR}</math>, <math>t_{ASC}</math>) and hold time (<math>t_{RAH}</math>, <math>t_{CAH}</math>) are specified for the activation of <math>\overline{\text{RAS}}</math> and <math>\overline{\text{CAS}}</math>.</p>
WE (Write enable)	Input	Write control signal. Write operation is executed by activating $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ and $\overline{\text{WE}}$ .
$\overline{\text{OE}}$ (Output enable)	Input	Read control signal. Read operation can be executed by activating $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ and $\overline{\text{OE}}$ . If WE is activated during read operation, $\overline{\text{OE}}$ is to be ineffective in the device. Therefore, read operation cannot be executed.
I/O1 to I/O4 (Data inputs/outputs)	Input/Output	4-bit data bus. I/O1 to I/O4 are used to input/output data.

#### Note

Part number	Address inputs	Upper bits	Lower bits
$\mu$ PD42S16400L, 4216400L	A0 - A11	12 bits	10 bits
$\mu$ PD42S17400L, 4217400L	A0 - A10	11 bits	11 bits

## Electrical Specifications

- All voltages are referenced to GND.
- After power up ( $V_{CC} \geq V_{CC\ (MIN.)}$ ), wait more than  $100\ \mu s$  ( $\overline{RAS}$ ,  $\overline{CAS}$  inactive) and then, execute eight  $\overline{CAS}$  before  $\overline{RAS}$  or  $\overline{RAS}$  only refresh cycles as dummy cycles to initialize internal circuit.

## Absolute Maximum Ratings

Parameter	Symbol	Condition	Rating	Unit
Voltage on any pin relative to GND	$V_T$		-0.5 to +4.6	V
Supply voltage	$V_{CC}$		-0.5 to +4.6	V
Output current	$I_O$		20	mA
Power dissipation	$P_D$		1	W
Operating ambient temperature	$T_A$		0 to +70	°C
Storage temperature	$T_{STG}$		-55 to +125	°C

**Caution** Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

## Recommended Operating Conditions

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Supply voltage	$V_{CC}$		3.0	3.3	3.6	V
High level input voltage	$V_{IH}$		2.0		$V_{CC} + 0.3$	V
Low level input voltage	$V_{IL}$		-0.3		+0.8	V
Operating ambient temperature	$T_A$		0		70	°C

## Capacitance ( $T_A = 25\ ^\circ C$ , $f = 1\ MHz$ )

Parameter	Symbol	Test condition	MIN.	TYP.	MAX.	Unit
Input capacitance	$C_{I1}$	Address			5	pF
	$C_{I2}$	RAS, CAS, WE, OE			7	
Data input/output capacitance	$C_{I/O}$	I/O			7	pF

★ DC Characteristics (Recommended operating conditions unless otherwise noted)  
[ $\mu$ PD42S16400L, 4216400L]

Parameter	Symbol	Test condition		MIN.	MAX.	Unit	Notes
Operating current	I <sub>CC1</sub>	RAS, CAS cycling t <sub>RC</sub> = t <sub>RC</sub> (MIN.) I <sub>O</sub> = 0 mA	t <sub>TRAC</sub> = 50 ns		100	mA	1, 2, 3
			t <sub>TRAC</sub> = 60 ns		80		
			t <sub>TRAC</sub> = 70 ns		70		
			t <sub>TRAC</sub> = 80 ns		60		
Standby current	$\mu$ PD42S16400L	RAS, CAS $\geq$ V <sub>IH</sub> (MIN.), I <sub>O</sub> = 0 mA RAS, CAS $\geq$ V <sub>CC</sub> - 0.2 V, I <sub>O</sub> = 0 mA RAS, CAS $\geq$ V <sub>IH</sub> (MIN.), I <sub>O</sub> = 0 mA RAS, CAS $\geq$ V <sub>CC</sub> - 0.2 V, I <sub>O</sub> = 0 mA		0.5	mA		
					0.15		
					2.0		
					0.5		
RAS only refresh current	I <sub>CC3</sub>	RAS cycling, CAS $\geq$ V <sub>IH</sub> (MIN.) t <sub>RC</sub> = t <sub>RC</sub> (MIN.), I <sub>O</sub> = 0 mA	t <sub>TRAC</sub> = 50 ns		100	mA	1, 2, 3, 4
			t <sub>TRAC</sub> = 60 ns		80		
			t <sub>TRAC</sub> = 70 ns		70		
			t <sub>TRAC</sub> = 80 ns		60		
Operating current (Fast page mode)	I <sub>CC4</sub>	RAS $\leq$ V <sub>IL</sub> (MAX.), CAS cycling t <sub>PC</sub> = t <sub>PC</sub> (MIN.), I <sub>O</sub> = 0 mA	t <sub>TRAC</sub> = 50 ns		80	mA	1, 2, 5
			t <sub>TRAC</sub> = 60 ns		70		
			t <sub>TRAC</sub> = 70 ns		60		
			t <sub>TRAC</sub> = 80 ns		50		
CAS before RAS refresh current	I <sub>CC5</sub>	RAS cycling t <sub>RC</sub> = t <sub>RC</sub> (MIN.) I <sub>O</sub> = 0 mA	t <sub>TRAC</sub> = 50 ns		100	mA	1, 2
			t <sub>TRAC</sub> = 60 ns		80		
			t <sub>TRAC</sub> = 70 ns		70		
			t <sub>TRAC</sub> = 80 ns		60		
<u>CAS before RAS</u> long refresh current (4,096 cycles / 128 ms, only for the $\mu$ PD42S16400L)	I <sub>CC6</sub>	<u>CAS before RAS</u> refresh : t <sub>RC</sub> = 31.3 $\mu$ s RAS, CAS : V <sub>CC</sub> - 0.2 V $\leq$ V <sub>IH</sub> $\leq$ V <sub>IH</sub> (MAX.) 0 V $\leq$ V <sub>IL</sub> $\leq$ 0.2 V  Standby : RAS, CAS $\geq$ V <sub>CC</sub> - 0.2 V Address : V <sub>IH</sub> or V <sub>IL</sub> WE, OE: V <sub>IH</sub> I <sub>O</sub> = 0 mA	t <sub>TRAS</sub> $\leq$ 300 ns		450	$\mu$ A	1, 2
			t <sub>TRAS</sub> $\leq$ 1 $\mu$ s		500		
<u>CAS before RAS</u> self refresh current (only for the $\mu$ PD42S16400L)	I <sub>CC7</sub>	RAS, CAS : t <sub>TRASS</sub> = 5 ms V <sub>CC</sub> - 0.2 V $\leq$ V <sub>IH</sub> $\leq$ V <sub>IH</sub> (MAX.) 0 V $\leq$ V <sub>IL</sub> $\leq$ 0.2 V I <sub>O</sub> = 0 mA		200	$\mu$ A	2	
Input leakage current	I <sub>I(L)</sub>	V <sub>I</sub> = 0 to 3.6 V All other pins not under test = 0 V		-5	+5	$\mu$ A	
Output leakage current	I <sub>O(L)</sub>	V <sub>O</sub> = 0 to 3.6 V Output is disabled (Hi-Z)		-5	+5	$\mu$ A	
High level output voltage	V <sub>OH</sub>	I <sub>O</sub> = -2.0 mA		2.4		V	
Low level output voltage	V <sub>OL</sub>	I <sub>O</sub> = +2.0 mA			0.4	V	

[ $\mu$ PD42S17400L, 4217400L]


Parameter		Symbol	Test condition		MIN.	MAX.	Unit	Notes
Operating current		$I_{CC1}$	$\overline{RAS}, \overline{CAS}$ cycling $t_{RC} = t_{RC}(\text{MIN.})$ $I_o = 0 \text{ mA}$		$t_{TRAC} = 50 \text{ ns}$		120	mA 1, 2, 3
					$t_{TRAC} = 60 \text{ ns}$		100	
					$t_{TRAC} = 70 \text{ ns}$		90	
					$t_{TRAC} = 80 \text{ ns}$		80	
Standby current	$\mu$ PD42S17400L	$I_{CC2}$	$\overline{RAS}, \overline{CAS} \geq V_{IH(\text{MIN.})}, I_o = 0 \text{ mA}$				0.5	mA
	$\mu$ PD4217400L		$\overline{RAS}, \overline{CAS} \geq V_{CC} - 0.2 \text{ V}, I_o = 0 \text{ mA}$				0.15	
			$\overline{RAS}, \overline{CAS} \geq V_{IH(\text{MIN.})}, I_o = 0 \text{ mA}$				2.0	
			$\overline{RAS}, \overline{CAS} \geq V_{CC} - 0.2 \text{ V}, I_o = 0 \text{ mA}$				0.5	
RAS only refresh current		$I_{CC3}$	$\overline{RAS}$ cycling, $\overline{CAS} \geq V_{IH(\text{MIN.})}$		$t_{TRAC} = 50 \text{ ns}$		120	mA 1, 2, 3, 4
			$t_{RC} = t_{RC}(\text{MIN.}), I_o = 0 \text{ mA}$		$t_{TRAC} = 60 \text{ ns}$		100	
					$t_{TRAC} = 70 \text{ ns}$		90	
					$t_{TRAC} = 80 \text{ ns}$		80	
Operating current (Fast page mode)		$I_{CC4}$	$\overline{RAS} \leq V_{IL(\text{MAX.})}, \overline{CAS}$ cycling		$t_{TRAC} = 50 \text{ ns}$		80	mA 1, 2, 5
			$t_{PC} = t_{PC}(\text{MIN.}), I_o = 0 \text{ mA}$		$t_{TRAC} = 60 \text{ ns}$		70	
					$t_{TRAC} = 70 \text{ ns}$		60	
					$t_{TRAC} = 80 \text{ ns}$		50	
CAS before RAS refresh current		$I_{CC5}$	$\overline{RAS}$ cycling		$t_{TRAC} = 50 \text{ ns}$		120	mA 1, 2
			$t_{RC} = t_{RC}(\text{MIN.})$		$t_{TRAC} = 60 \text{ ns}$		100	
			$I_o = 0 \text{ mA}$		$t_{TRAC} = 70 \text{ ns}$		90	
					$t_{TRAC} = 80 \text{ ns}$		80	
CAS before RAS long refresh current (2,048 cycles / 128 ms, only for the $\mu$ PD42S17400L)		$I_{CC6}$	$\overline{CAS}$ before $\overline{RAS}$ refresh : $t_{RC} = 62.5 \mu\text{s}$ $\overline{RAS}, \overline{CAS}$ :		$t_{RAS} \leq 300 \text{ ns}$		400	$\mu\text{A}$ 1, 2
			$V_{CC} - 0.2 \text{ V} \leq V_{IH} \leq V_{IH(\text{MAX.})}$ $0 \text{ V} \leq V_{IL} \leq 0.2 \text{ V}$		$t_{RAS} \leq 1 \mu\text{s}$		450	
CAS before RAS self refresh current (only for the $\mu$ PD42S17400L)		$I_{CC7}$	$\overline{RAS}, \overline{CAS}$ : $t_{RASS} = 5 \text{ ms}$ $V_{CC} - 0.2 \text{ V} \leq V_{IH} \leq V_{IH(\text{MAX.})}$ $0 \text{ V} \leq V_{IL} \leq 0.2 \text{ V}$		$I_o = 0 \text{ mA}$			2
Input leakage current	$I_{I(L)}$		$V_I = 0 \text{ to } 3.6 \text{ V}$ All other pins not under test = 0 V		-5	+5	$\mu\text{A}$	
Output leakage current	$I_{O(L)}$		$V_O = 0 \text{ to } 3.6 \text{ V}$ Output is disabled (Hi-Z)		-5	+5	$\mu\text{A}$	
High level output voltage	$V_{OH}$		$I_o = -2.0 \text{ mA}$		2.4		V	
Low level output voltage	$V_{OL}$		$I_o = +2.0 \text{ mA}$			0.4	V	

- Notes**
1.  $I_{CC1}$ ,  $I_{CC3}$ ,  $I_{CC4}$ ,  $I_{CC5}$  and  $I_{CC6}$  depend on cycle rates ( $t_{RC}$  and  $t_{PC}$ ).
  2. Specified values are obtained with outputs unloaded.
  3.  $I_{CC1}$  and  $I_{CC3}$  are measured assuming that address can be changed once or less during  $\overline{RAS} \leq V_{IL\text{(MAX.)}}$  and  $\overline{CAS} \geq V_{IH\text{(MIN.)}}$ .
  4.  $I_{CC3}$  is measured assuming that all column address inputs are held at either high or low.
  5.  $I_{CC4}$  is measured assuming that all column address inputs are switched only once during each fast page cycle.


## ★ AC Characteristics (Recommended Operating Conditions unless otherwise noted)

### AC Characteristics Test Conditions


(1) Input timing specification



(2) Output timing specification



(3) Output load condition



## Common to Read, Write, Read Modify Write Cycle

Parameter	Symbol	t <sub>RAC</sub> = 50 ns		t <sub>RAC</sub> = 60 ns		t <sub>RAC</sub> = 70 ns		t <sub>RAC</sub> = 80 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read / Write cycle time	t <sub>RC</sub>	90	—	110	—	130	—	150	—	ns	
$\overline{\text{RAS}}$ precharge time	t <sub>RP</sub>	30	—	40	—	50	—	60	—	ns	
$\overline{\text{CAS}}$ precharge time	t <sub>CPN</sub>	8	—	10	—	10	—	10	—	ns	
$\overline{\text{RAS}}$ pulse width	t <sub>TRAS</sub>	50	10,000	60	10,000	70	10,000	80	10,000	ns	1
$\overline{\text{CAS}}$ pulse width	t <sub>TCAS</sub>	13	10,000	15	10,000	18	10,000	20	10,000	ns	
$\overline{\text{RAS}}$ hold time	t <sub>TRSH</sub>	13	—	15	—	18	—	20	—	ns	
$\overline{\text{CAS}}$ hold time	t <sub>TCSH</sub>	50	—	60	—	70	—	80	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	t <sub>TRCD</sub>	18	37	20	45	20	52	25	60	ns	2
$\overline{\text{RAS}}$ to column address delay time	t <sub>TRAD</sub>	13	25	15	30	15	35	17	40	ns	2
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	t <sub>TCRP</sub>	5	—	5	—	5	—	5	—	ns	3
Row address setup time	t <sub>TASR</sub>	0	—	0	—	0	—	0	—	ns	
Row address hold time	t <sub>TRAH</sub>	8	—	10	—	10	—	12	—	ns	
Column address setup time	t <sub>TASC</sub>	0	—	0	—	0	—	0	—	ns	
Column address hold time	t <sub>TCAH</sub>	13	—	15	—	15	—	15	—	ns	
$\overline{\text{OE}}$ lead time referenced to $\overline{\text{RAS}}$	t <sub>TOES</sub>	0	—	0	—	0	—	0	—	ns	
$\overline{\text{CAS}}$ to data setup time	t <sub>TCLZ</sub>	0	—	0	—	0	—	0	—	ns	
$\overline{\text{OE}}$ to data setup time	t <sub>TOLZ</sub>	0	—	0	—	0	—	0	—	ns	
$\overline{\text{OE}}$ to data delay time	t <sub>TOED</sub>	10	—	15	—	15	—	20	—	ns	
Transition time (rise and fall)	t <sub>T</sub>	3	50	3	50	3	50	3	50	ns	
Refresh time	t <sub>REF</sub>	—	128	—	128	—	128	—	128	ms	4
		—	64	—	64	—	64	—	64		
		—	32	—	32	—	32	—	32		

**Notes** 1. In  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh cycles, t<sub>TRAS</sub> (MAX.) is 100  $\mu$ s.

If 10  $\mu$ s < t<sub>TRAS</sub> < 100  $\mu$ s,  $\overline{\text{RAS}}$  precharge time for  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  self refresh (t<sub>TRPS</sub>) is applied.

2. For read cycles, access time is defined as follows:

Input conditions	Access time	Access time from $\overline{\text{RAS}}$
t <sub>TRAD</sub> ≤ t <sub>TRAD</sub> (MAX.) and t <sub>TRCD</sub> ≤ t <sub>TRCD</sub> (MAX.)	t <sub>RAC</sub> (MAX.)	t <sub>RAC</sub> (MAX.)
t <sub>TRAD</sub> > t <sub>TRAD</sub> (MAX.) and t <sub>TRCD</sub> ≤ t <sub>TRCD</sub> (MAX.)	t <sub>AA</sub> (MAX.)	t <sub>TRAD</sub> + t <sub>AA</sub> (MAX.)
t <sub>TRCD</sub> > t <sub>TRCD</sub> (MAX.)	t <sub>TCAC</sub> (MAX.)	t <sub>TRCD</sub> + t <sub>TCAC</sub> (MAX.)

t<sub>TRAD</sub> (MAX.) and t<sub>TRCD</sub> (MAX.) are specified as reference points only ; they are not restrictive operating parameters.

They are used to determine which access time (t<sub>RAC</sub>, t<sub>AA</sub> or t<sub>TCAC</sub>) is to be used for finding out when output data will be available. Therefore, the input conditions t<sub>TRAD</sub> ≥ t<sub>TRAD</sub> (MAX.) and t<sub>TRCD</sub> ≥ t<sub>TRCD</sub> (MAX.) will not cause any operation problems.

3. t<sub>TCRP</sub> (MIN.) requirement is applied to  $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$  cycles.
4. This specification is applied only to the  $\mu$ PD42S16400L, 42S17400L.

## Read Cycle

Parameter	Symbol	t <sub>RAC</sub> = 50 ns		t <sub>RAC</sub> = 60 ns		t <sub>RAC</sub> = 70 ns		t <sub>RAC</sub> = 80 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Access time from RAS	t <sub>RAC</sub>	—	50	—	60	—	70	—	80	ns	1
Access time from CAS	t <sub>CAC</sub>	—	13	—	15	—	18	—	20	ns	1
Access time from column address	t <sub>AA</sub>	—	25	—	30	—	35	—	40	ns	1
Access time from OE	t <sub>OE</sub>	—	13	—	15	—	18	—	20	ns	
Column address lead time referenced to RAS	t <sub>RL</sub>	25	—	30	—	35	—	40	—	ns	
Read command setup time	t <sub>RCS</sub>	0	—	0	—	0	—	0	—	ns	
Read command hold time referenced to RAS	t <sub>RRH</sub>	0	—	0	—	0	—	0	—	ns	2
Read command hold time referenced to CAS	t <sub>RCR</sub>	0	—	0	—	0	—	0	—	ns	2
Output buffer turn-off delay time from OE	t <sub>OEZ</sub>	0	10	0	15	0	15	0	20	ns	3
Output buffer turn-off delay time from CAS	t <sub>OFF</sub>	0	10	0	15	0	15	0	20	ns	3

**Notes** 1. For read cycles, access time is defined as follows:

Input conditions	Access time	Access time from RAS
t <sub>RAD</sub> ≤ t <sub>RAD</sub> (MAX.) and t <sub>RCD</sub> ≤ t <sub>RCD</sub> (MAX.)	t <sub>RAC</sub> (MAX.)	t <sub>RAC</sub> (MAX.)
t <sub>RAD</sub> > t <sub>RAD</sub> (MAX.) and t <sub>RCD</sub> ≤ t <sub>RCD</sub> (MAX.)	t <sub>AA</sub> (MAX.)	t <sub>RAD</sub> + t <sub>AA</sub> (MAX.)
t <sub>RCD</sub> > t <sub>RCD</sub> (MAX.)	t <sub>CAC</sub> (MAX.)	t <sub>RCD</sub> + t <sub>CAC</sub> (MAX.)

t<sub>RAD</sub> (MAX.) and t<sub>RCD</sub> (MAX.) are specified as reference points only; they are not restrictive operating parameters.

They are used to determine which access time (t<sub>RAC</sub>, t<sub>AA</sub> or t<sub>CAC</sub>) is to be used for finding out when output data will be available. Therefore, the input conditions t<sub>RAD</sub> ≥ t<sub>RAD</sub> (MAX.) and t<sub>RCD</sub> ≥ t<sub>RCD</sub> (MAX.) will not cause any operation problems.

2. Either t<sub>RCR</sub> (MIN.) or t<sub>RRH</sub> (MIN.) should be met in read cycles.
3. t<sub>OFF</sub> (MAX.) and t<sub>OEZ</sub> (MAX.) define the time when the output achieves the condition of Hi-Z and is not referenced to V<sub>OH</sub> or V<sub>OL</sub>.

**Write Cycle**

Parameter	Symbol	t <sub>RAC</sub> = 50 ns		t <sub>RAC</sub> = 60 ns		t <sub>RAC</sub> = 70 ns		t <sub>RAC</sub> = 80 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
WE hold time referenced to $\overline{\text{CAS}}$	t <sub>WCH</sub>	8	—	10	—	10	—	15	—	ns	1
WE pulse width	t <sub>WP</sub>	8	—	10	—	10	—	15	—	ns	1
WE lead time referenced to $\overline{\text{RAS}}$	t <sub>RWL</sub>	18	—	20	—	20	—	20	—	ns	
WE lead time referenced to $\overline{\text{CAS}}$	t <sub>CWL</sub>	13	—	15	—	15	—	15	—	ns	
WE setup time	t <sub>WCS</sub>	0	—	0	—	0	—	0	—	ns	2
$\overline{\text{OE}}$ hold time	t <sub>OEH</sub>	0	—	0	—	0	—	0	—	ns	
Data-in setup time	t <sub>DS</sub>	0	—	0	—	0	—	0	—	ns	3
Data-in hold time	t <sub>DH</sub>	10	—	10	—	15	—	15	—	ns	3

- Notes**
1. t<sub>WP</sub> (MIN.) is applied to late write cycles or read modify write cycles. In early write cycles, t<sub>WCH</sub> (MIN.) should be met.
  2. If t<sub>WCS</sub>  $\geq$  t<sub>WCS</sub> (MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle.
  3. t<sub>DS</sub> (MIN.) and t<sub>DH</sub> (MIN.) are referenced to the  $\overline{\text{CAS}}$  falling edge in early write cycles. In late write cycles and read modify write cycles, they are referenced to the  $\overline{\text{WE}}$  falling edge.

**Read Modify Write Cycle**

Parameter	Symbol	t <sub>RAC</sub> = 50 ns		t <sub>RAC</sub> = 60 ns		t <sub>RAC</sub> = 70 ns		t <sub>RAC</sub> = 80 ns		Unit	Note
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read modify write cycle time	t <sub>RWC</sub>	133	—	160	—	180	—	205	—	ns	
RAS to $\overline{\text{WE}}$ delay time	t <sub>RWD</sub>	70	—	85	—	95	—	110	—	ns	1
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ delay time	t <sub>CWD</sub>	33	—	40	—	43	—	50	—	ns	1
Column address to $\overline{\text{WE}}$ delay time	t <sub>AWD</sub>	45	—	55	—	60	—	70	—	ns	1

- Note**
1. If t<sub>WCS</sub>  $\geq$  t<sub>WCS</sub> (MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If t<sub>RWD</sub>  $\geq$  t<sub>RWD</sub> (MIN.), t<sub>CWD</sub>  $\geq$  t<sub>CWD</sub> (MIN.), t<sub>AWD</sub>  $\geq$  t<sub>AWD</sub> (MIN.) and t<sub>CPWD</sub>  $\geq$  t<sub>CPWD</sub> (MIN.), the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.

**Fast Page Mode**

Parameter	Symbol	t <sub>RAC</sub> = 50 ns		t <sub>RAC</sub> = 60 ns		t <sub>RAC</sub> = 70 ns		t <sub>RAC</sub> = 80 ns		Unit	Note
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Fast page mode cycle time	t <sub>PC</sub>	35	—	40	—	45	—	50	—	ns	
Access time from $\overline{\text{CAS}}$ precharge	t <sub>ACP</sub>	—	30	—	35	—	40	—	45	ns	
RAS pulse width	t <sub>RASP</sub>	50	125,000	60	125,000	70	125,000	80	125,000	ns	
CAS precharge time	t <sub>CP</sub>	8	—	10	—	10	—	10	—	ns	
RAS hold time from $\overline{\text{CAS}}$ precharge	t <sub>RHCP</sub>	30	—	35	—	40	—	45	—	ns	
Read modify write cycle time	t <sub>PRWC</sub>	73	—	83	—	90	—	95	—	ns	
CAS precharge to $\overline{\text{WE}}$ delay time	t <sub>CPWD</sub>	50	—	58	—	65	—	70	—	ns	1


**Note 1.** If  $t_{WCS} \geq t_{WCS}(\text{MIN.})$ , the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If  $t_{RWWD} \geq t_{RWWD}(\text{MIN.})$ ,  $t_{CWWD} \geq t_{CWWD}(\text{MIN.})$ ,  $t_{AWWD} \geq t_{AWWD}(\text{MIN.})$  and  $t_{CPWD} \geq t_{CPWD}(\text{MIN.})$ , the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.

**Refresh Cycle**


Parameter	Symbol	t <sub>RAC</sub> = 50 ns		t <sub>RAC</sub> = 60 ns		t <sub>RAC</sub> = 70 ns		t <sub>RAC</sub> = 80 ns		Unit	Note
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
CAS setup time	t <sub>CSR</sub>	5	—	5	—	5	—	5	—	ns	
$\overline{\text{CAS}}$ hold time ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh)	t <sub>CHR</sub>	10	—	10	—	10	—	10	—	ns	
RAS precharge $\overline{\text{CAS}}$ hold time	t <sub>RPC</sub>	5	—	5	—	5	—	5	—	ns	
$\overline{\text{RAS}}$ pulse width ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh)	t <sub>RASS</sub>	100	—	100	—	100	—	100	—	$\mu\text{s}$	1
RAS precharge time ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh)	t <sub>RPS</sub>	90	—	110	—	130	—	150	—	ns	1
CAS hold time ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh)	t <sub>CHS</sub>	-50	—	-50	—	-50	—	-50	—	ns	1
$\overline{\text{WE}}$ setup time	t <sub>WSR</sub>	10	—	10	—	10	—	10	—	ns	
$\overline{\text{WE}}$ hold time	t <sub>WHR</sub>	15	—	15	—	15	—	15	—	ns	

**Note 1.** This specification is applied only to the  $\mu$ PD42S16400L, 42S17400L.

## Read Cycle




## Early Write Cycle




Remark  $\overline{OE}$  : Don't care


## Late Write Cycle



## Read Modify Write Cycle




## Fast Page Mode Read Cycle



**Remark** In the fast page mode, read, write and read modify write cycles are available for each of the consecutive  $\overline{CAS}$  cycles within the same  $\overline{RAS}$  cycle.


## Fast Page Mode Early Write Cycle



**Remarks** 1.  $\overline{OE}$  : Don't care


2. In the fast page mode, read, write and read modify write cycles are available for each of the consecutive  $\overline{CAS}$  cycles within the same  $\overline{RAS}$  cycle.

## Fast Page Mode Late Write Cycle




**Remark** In the fast page mode, read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.

## Fast Page Mode Read Modify Write Cycle



**Remark** In the fast page mode, read, write and read modify write cycles are available for each of the consecutive  $\overline{\text{CAS}}$  cycles within the same  $\overline{\text{RAS}}$  cycle.

### CAS Before RAS Self Refresh Cycle (Only for the $\mu$ PD42S16400L, 42S17400L)



**Remark** Address,  $\overline{OE}$  : Don't care    I/O : Hi-Z

### Cautions on Use of CAS Before RAS Self Refresh

CAS before RAS self refresh can be used independently when used in combination with distributed CAS before RAS long refresh; However, when used in combination with burst CAS before RAS long refresh or with long RAS only refresh (both distributed and burst), the following cautions must be observed.

#### (1) Normal Combined Use of CAS Before RAS Self Refresh and Burst CAS Before RAS Long Refresh

When CAS before RAS self refresh and burst CAS before RAS long refresh are used in combination, please perform CAS before RAS refresh as follows just before and after setting CAS before RAS self refresh.

$\mu$ PD42S16400L : 4,096 times within a 64 ms interval

$\mu$ PD42S17400L : 2,048 times within a 32 ms interval

#### (2) Normal Combined Use of CAS Before RAS Self Refresh and Long RAS Only Refresh

When CAS before RAS self refresh and RAS only refresh are used in combination, please perform RAS only refresh as follows just before and after setting CAS before RAS self refresh.

$\mu$ PD42S16400L : 4,096 times within a 64 ms interval

$\mu$ PD42S17400L : 2,048 times within a 32 ms interval


#### (3) If t<sub>RASS(MIN.)</sub> is not satisfied at the beginning of CAS before RAS self refresh cycles ( $t_{RAS} < 100 \mu s$ ), CAS before RAS refresh cycles will be executed one time.

If  $10 \mu s < t_{RAS} < 100 \mu s$ , RAS precharge time for CAS before RAS self refresh ( $t_{RPS}$ ) is applied. And refresh cycles as follows should be met.


$\mu$ PD42S16400L : 4,096 times within a 128 ms interval

$\mu$ PD42S17400L : 2,048 times within a 128 ms interval

For details, please refer to **How to use DRAM User's Manual**.


**CAS Before RAS Refresh Cycle**

**Remark** Address,  $\overline{OE}$ : Don't care I/O: Hi-Z


**RAS Only Refresh Cycle**

**Remark**  $\overline{WE}$ ,  $\overline{OE}$ : Don't care I/O: Hi-Z

## Hidden Refresh Cycle (Read)




## Hidden Refresh Cycle (Write)



**Remark**  $\overline{OE}$  : Don't care

### Test Mode Set Cycle ( $\overline{\text{WE}}$ , $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle)



**Remark** Address,  $\overline{\text{OE}}$ : Don't care I/O: Hi-Z

### Test Mode

By using the test mode, the test time can be reduced. The reason for this is that, the memory emulates the  $\times 16$ -bit organization during test mode. Don't care about the input levels of the  $\overline{\text{CAS}}$  input A0, A1.

#### (1) Setting the mode

Executing the test mode cycle ( $\overline{\text{WE}}$ ,  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh cycle) sets the test mode.

#### (2) Write/read operation

When either a "0" or a "1" is written to the input pin in test mode, this data is written to 16 bits of memory cell.

Next, when the data is read from the output pin at the same address, the cell can be checked.

Output = "1": Normal write (all memory cells)

Output = "0": Abnormal write

#### (3) Refresh


Refresh in the test mode must be performed with the  $\overline{\text{RAS}} / \overline{\text{CAS}}$  cycle or with the  $\overline{\text{WE}}, \overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh cycle. The  $\overline{\text{WE}}, \overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh cycle use the same counter as the  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh's internal counter.

#### (4) Mode Cancellation

The test mode is cancelled by executing one cycle of  $\overline{\text{RAS}}$  only refresh cycle or  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh cycle.

## Package Drawings

## 26PIN PLASTIC TSOP(II) (300 mil)




## NOTE

Each lead centerline is located within 0.21 mm (0.009 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
A	17.36 MAX.	0.684 MAX.
B	1.06 MAX.	0.042 MAX.
C	1.27 (T.P.)	0.050 (T.P.)
D	0.42 <sup>+0.08</sup> <sub>-0.07</sub>	0.017 <sup>+0.003</sup> <sub>-0.008</sub>
E	0.1 <sup>+0.05</sup> <sub>-0.05</sub>	0.004 <sup>+0.002</sup> <sub>-0.002</sub>
F	1.2 MAX.	0.048 MAX.
G	0.97	0.038
H	9.22 <sup>+0.2</sup> <sub>-0.2</sub>	0.363 <sup>+0.008</sup> <sub>-0.008</sub>
I	7.62 <sup>+0.1</sup> <sub>-0.1</sub>	0.300 <sup>+0.004</sup> <sub>-0.004</sub>
J	0.8 <sup>+0.2</sup> <sub>-0.2</sub>	0.031 <sup>+0.009</sup> <sub>-0.008</sub>
K	0.145 <sup>+0.025</sup> <sub>-0.015</sub>	0.006 <sup>+0.001</sup> <sub>-0.001</sub>
L	0.5 <sup>+0.1</sup> <sub>-0.1</sub>	0.020 <sup>+0.004</sup> <sub>-0.005</sub>
M	0.21	0.009
N	0.10	0.004
P	3° <sup>+7°</sup> <sub>-3°</sub>	3° <sup>+7°</sup> <sub>-3°</sub>

S26G3-50-7JD1

## 26 PIN PLASTIC SOJ (300 mil)



## NOTE

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
B	17.3 <sup>+0.20</sup> <sub>-0.25</sub>	0.681 <sup>+0.008</sup> <sub>-0.010</sub>
C	7.62	0.300
D	8.47 <sup>±0.2</sup>	0.333 <sup>+0.009</sup> <sub>-0.008</sub>
E	1.03 <sup>±0.15</sup>	0.041 <sup>+0.006</sup> <sub>-0.007</sub>
F	0.74	0.029
G	3.5 <sup>±0.2</sup>	0.138 <sup>±0.008</sup>
H	2.545 <sup>±0.2</sup>	0.100 <sup>±0.008</sup>
I	0.8 MIN.	0.031 MIN.
J	2.6	0.102
K	1.27 (T.P.)	0.050 (T.P.)
M	0.40 <sup>±0.10</sup>	0.016 <sup>+0.004</sup> <sub>-0.005</sub>
N	0.12	0.005
P	6.73 <sup>±0.2</sup>	0.265 <sup>±0.008</sup>
Q	0.10	0.004
T	R0.85	R0.033
U	0.20 <sup>+0.10</sup> <sub>-0.05</sub>	0.008 <sup>+0.004</sup> <sub>-0.002</sub>

S26LA-300A-1

★ **Recommended Soldering Conditions**

The following conditions (see tables below and next page) must be met for soldering conditions of the  $\mu$ PD42S16400L, 4216400L, 42S17400L, 4217400L.

For more details, refer to our document "SEMICONDUCTOR DEVICE MOUNTING TECHNOLOGY MANUAL" (C10535E).

Please consult with our sales offices in case other soldering process is used, or in case the soldering is done under different conditions.

**Types of Surface Mount Device**

$\mu$ PD42S16400LG3-7JD, 4216400LG3-7JD, 42S17400LG3-7JD, 4217400LG3-7JD: 26-pin plastic TSOP (II) (300 mil)

Soldering process	Soldering conditions	Symbol
Infrared ray reflow	Peak temperature of package surface: 235 °C or lower, Reflow time: 30 seconds or less (210 °C or higher), Number of reflow processes: MAX. 3 Exposure limit: 7 days <small>Note</small> (10 hours pre-baking is required at 125 °C afterwards)	IR35-107-3
VPS	Peak temperature of package: 215 °C or lower, Reflow time: 40 seconds or less (200 °C or higher), Number of reflow processes: MAX. 3 Exposure limit: 7 days <small>Note</small> (10 hours pre-baking is required at 125 °C afterwards)	VP15-107-3
Partial heating method	Terminal temperature: 300 °C or lower, Time: 3 seconds or lower (Per side of the package).	_____

**Note** Exposure limit before soldering after dry-pack package is opened.

Storage conditions: 25 °C and relative humidity at 65 % or less.

**Caution** **Do not apply more than one soldering method at any one time, except for "Partial heating method".**

$\mu$ PD42S16400LLA, 4216400LLA, 42S17400LLA, 4217400LLA: 26-pin plastic SOJ (300 mil)

Soldering process	Soldering conditions	Symbol
Infrared ray reflow	Peak temperature of package surface: 235 °C or lower, Reflow time: 30 seconds or less (210 °C or higher), Number of reflow processes: MAX. 3 Exposure limit: 7 days <small>Note</small> (20 hours pre-baking is required at 125 °C afterwards)	IR35-207-3
VPS	Peak temperature of package: 215 °C or lower, Reflow time: 40 seconds or less (200 °C or higher), Number of reflow processes: MAX. 3 Exposure limit :7 days <small>Note</small> (20 hours pre-baking is required at 125 °C afterwards)	VP15-207-3
Partial heating method	Terminal temperature: 300 °C or lower, Time: 3 seconds or less (Per side of the package).	_____

**Note** Exposure limit before soldering after dry-pack package is opened.

Storage conditions: 25 °C and relative humidity at 65 % or less.

**Caution** Do not apply more than one soldering method at any one time, except for “Partial heating method”.