

## 2.5V or 3.3V, 200MHz, 9-Output Zero Delay Buffer

### Features

- Output frequency range: 25MHz to 200MHz
- Input frequency range: 25MHz to 200MHz
- 2.5V or 3.3V operation
- Split 2.5V/3.3V outputs
- $\pm 2.5\%$  max Output duty cycle variation
- Nine Clock outputs: Drive up to 18 clock lines
- Two reference clock inputs: LVPECL or LVCMOS
- 150-pS max output-output skew
- Phase-locked loop (PLL) bypass mode
- 'SpreadTrak'
- Output enable/disable
- Pin-compatible with MPC9351 and CY29351.
- Industrial temperature range:  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$
- 32-pin 1.0mm TQFP & LQFP Packages.

### Functional Description


The PCS5I9351 is a low voltage high performance 200MHz PLL-based zero delay buffer designed for high speed clock distribution applications.

The PCS5I9351 features LVPECL and LVCMOS reference clock inputs and provides 9 outputs partitioned in 4 banks of 1, 1, 2, and 5 outputs. Bank A divides the VCO output by 2 or 4 while the other banks divide by 4 or 8 per SEL(A:D) settings, see Table.2. These dividers allow output to input ratios of 4:1, 2:1, 1:1, 1:2, and 1:4. Each LVCMOS compatible output can drive  $50\Omega$  series or parallel terminated transmission lines. For series terminated transmission lines, each output can drive one or two traces giving the device an effective fanout of 1:18.


The PLL is ensured stable given that the VCO is configured to run between 200MHz to 500MHz. This allows a wide range of output frequencies from 25MHz to 200MHz. For normal operation, the external feedback input, FB\_IN, is connected to one of the outputs. The internal VCO is running at multiples of the input reference clock set by the feedback divider, see the Table 1.

When PLL\_EN is LOW, PLL is bypassed and the reference clock directly feeds the output dividers. This mode is fully static and the minimum input clock frequency specification does not apply.

rev 0.3  
Block Diagram



Pin Configuration



Pin Configuration<sup>1</sup>

Pin #	Pin Name	I/O	Type	Description
8	PECL_CLK	I, PU	Analog	LVPECL reference clock input.
9	PECL_CLK#	I, PU/PD	Analog	LVPECL reference clock input. Weak pull-up to VDD/2.
30	TCLK	I, PD	LVC MOS	LVC MOS/LVTTL reference clock input
28	QA	O	LVC MOS	Clock output bank A
26	QB	O	LVC MOS	Clock output bank B
22, 24	QC(1:0)	O	LVC MOS	Clock output bank C
12, 14, 16, 18, 20	QD(4:0)	O	LVC MOS	Clock output bank D
2	FB_IN	I, PD	LVC MOS	Feedback clock input. Connect to an output for normal operation. This input should be at the same voltage rail as input reference clock. See Table 1.
10	OE#	I, PD	LVC MOS	Output enable/disable input. See Table 2.
31	PLL_EN	I, PU	LVC MOS	PLL enable/disable input. See Table 2.
32	REF_SEL	I, PD	LVC MOS	Reference select input. See Table 2.
3, 4, 5, 6	SEL(A:D)	I, PD	LVC MOS	Frequency select input, Bank (A:D). See Table 2.
27	VDDQB	Supply	VDD	2.5V or 3.3V Power supply for bank B output clock <sup>2,3</sup>
23	VDDQC	Supply	VDD	2.5V or 3.3V Power supply for bank C output clocks <sup>2,3</sup>
15, 19	VDDQD	Supply	VDD	2.5V or 3.3V Power supply for bank D output clocks <sup>2,3</sup>
1	AVDD	Supply	VDD	2.5V or 3.3V Power supply for PLL <sup>2,3</sup>
11	VDD	Supply	VDD	2.5V or 3.3V Power supply for core, inputs, and bank A output clock <sup>2,3</sup>
7	AVSS	Supply	Ground	Analog ground
13, 17, 21, 25, 29	VSS	Supply	Ground	Common ground

Note: 1 PU = Internal pull-up, PD = Internal pull-down.

2. A 0.1µF bypass capacitor should be placed as close as possible to each positive power pin (<0.2"). If these bypass capacitors are not close to the pins their high frequency filtering characteristics will be cancelled by the lead inductance of the traces.
3. AVDD and VDD pins must be connected to a power supply level that is at least equal or higher than that of VDDQB, VDDQC, and VDDQD output power supply pins.

Table 1: Frequency Table

Feedback Output Divider	VCO	Input Frequency Range (AVDD = 3.3V)	Input Frequency Range (AVDD = 2.5V)
÷2	Input Clock * 2	100MHz to 200MHz	100MHz to 190MHz
÷4	Input Clock * 4	50MHz to 125MHz	50MHz to 95MHz
÷8	Input Clock * 8	25MHz to 62.5MHz	25MHz to 47.5MHz

Table 2: Function Table

Control	Default	0	1
REF_SEL	0	PCLK	TCLK
PLL_EN	1	Bypass mode, PLL disabled. The input clock connects to the output dividers	PLL enabled. The VCO output connects to the output dividers
OE#	0	Outputs enabled	Outputs disabled (three-state), VCO running at its minimum frequency
SELA	0	÷2 (Bank A)	÷ 4 (Bank A)
SELB	0	÷4 (Bank B)	÷ 8 (Bank B)
SELC	0	÷4 (Bank C)	÷ 8 (Bank C)
SELD	0	÷4 (Bank D)	÷ 8 (Bank D)

Absolute Maximum Ratings

Parameter	Description	Condition	Min	Max	Unit
VDD	DC Supply Voltage		-0.3	5.5	V
VDD	DC Operating Voltage	Functional	2.375	3.465	V
VIN	DC Input Voltage	Relative to Vss	-0.3	VDD+ 0.3	V
VOUT	DC Output Voltage	Relative to Vss	-0.3	VDD+ 0.3	V
VTT	Output termination Voltage			VDD ÷2	V
LU	Latch Up Immunity	Functional	200		mA
RPS	Power Supply Ripple	Ripple Frequency < 100kHz		150	mVp-p
Ts	Temperature, Storage	Non-functional	-65	+150	°C
TA	Temperature, Operating Ambient	Functional	-40	+85	°C
TJ	Temperature, Junction	Functional		+150	°C
ØJC	Dissipation, Junction to Case	Functional		42	°C/W
ØJA	Dissipation, Junction to Ambient	Functional		105	°C/W
ESDH	ESD Protection (Human Body Model)		2000		Volts
FIT	Failure in Time	Manufacturing test		10	ppm

Note: These are stress ratings only and functional operation is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

rev 0.3

**DC Electrical Specifications** ( $V_{DD} = 2.5V \pm 5\%$ ,  $T_A = -40^{\circ}C$  to  $+85^{\circ}C$ )

Parameter	Description	Condition	Min	Typ	Max	Unit
V <sub>IL</sub>	Input Voltage, Low	LVCMOS			0.7	V
V <sub>IH</sub>	Input Voltage, High	LVCMOS	1.7		V <sub>DD</sub> +0.3	V
V <sub>PP</sub>	Peak-Peak Input Voltage	LVPECL	250		1000	mV
V <sub>CMR</sub>	Common Mode Range <sup>1</sup>	LVPECL	1.0		V <sub>DD</sub> - 0.6	V
V <sub>OL</sub>	Output Voltage, Low <sup>2</sup>	I <sub>OL</sub> = 15mA	-		0.6	V
V <sub>OH</sub>	Output Voltage, High <sup>2</sup>	I <sub>OH</sub> = -15mA	1.8			V
I <sub>IL</sub>	Input Current, Low <sup>3</sup>	V <sub>IL</sub> = V <sub>SS</sub>			-100	μA
I <sub>IH</sub>	Input Current, High <sup>3</sup>	V <sub>IL</sub> = V <sub>DD</sub>			100	μA
I <sub>DDA</sub>	PLL Supply Current	AVDD only		5	10	mA
I <sub>DDQ</sub>	Quiescent Supply Current	All VDD pins except AVDD			7	mA
I <sub>DD</sub>	Dynamic Supply Current	Outputs loaded @ 100 MHz		180		mA
		Outputs loaded @ 200 MHz		210		
C <sub>IN</sub>	Input Pin Capacitance			4		pF
Z <sub>OUT</sub>	Output Impedance		14	18	22	Ω

Note: 1 V<sub>CMR</sub> (DC) is the crossing point of the differential input signal. Normal operation is obtained when the crossing point is within the V<sub>CMR</sub> range and the input swing is within the V<sub>PP</sub> (DC) specification.

2. Driving one 50Ω parallel terminated transmission line to a termination voltage of V<sub>TT</sub>. Alternatively, each output drives up to two 50Ω series terminated transmission lines.

3. Inputs have pull-up or pull-down resistors that affect the input current.

**DC Electrical Specifications** ( $V_{DD} = 3.3V \pm 5\%$ ,  $T_A = -40^{\circ}C$  to  $+85^{\circ}C$ )

Parameter	Description	Condition	Min	Typ	Max	Unit
V <sub>IL</sub>	Input Voltage, Low	LVCMOS			0.8	V
V <sub>IH</sub>	Input Voltage, High	LVCMOS	2.0		V <sub>DD</sub> +0.3	V
V <sub>PP</sub>	Peak-Peak Input Voltage	LVPECL	250		1000	mV
V <sub>CMR</sub>	Common Mode Range <sup>1</sup>	LVPECL	1.0		V <sub>DD</sub> - 0.6	V
V <sub>OL</sub>	Output Voltage, Low <sup>2</sup>	I <sub>OL</sub> = 24 mA			0.55	V
		I <sub>OL</sub> = 12 mA			0.30	
V <sub>OH</sub>	Output Voltage, High <sup>2</sup>	I <sub>OH</sub> = -24 mA	2.4			V
I <sub>IL</sub>	Input Current, Low <sup>3</sup>	V <sub>IL</sub> = V <sub>SS</sub>			-100	μA
I <sub>IH</sub>	Input Current, High <sup>3</sup>	V <sub>IL</sub> = V <sub>DD</sub>			100	μA
I <sub>DDA</sub>	PLL Supply Current	AVDD only		5	10	mA
I <sub>DDQ</sub>	Quiescent Supply Current	All VDD pins except AVDD			7	mA
I <sub>DD</sub>	Dynamic Supply Current	Outputs loaded @ 100 MHz		270		mA
		Outputs loaded @ 200 MHz		300		
C <sub>IN</sub>	Input Pin Capacitance			4		pF
Z <sub>OUT</sub>	Output Impedance		12	15	18	Ω

Note: 1 V<sub>CMR</sub> (DC) is the crossing point of the differential input signal. Normal operation is obtained when the crossing point is within the V<sub>CMR</sub> range and the input swing is within the V<sub>PP</sub> (DC) specification.

2. Driving one 50Ω parallel terminated transmission line to a termination voltage of V<sub>TT</sub>. Alternatively, each output drives up to two 50Ω series terminated transmission lines.

3. Inputs have pull-up or pull-down resistors that affect the input current.

rev 0.3

**AC Electrical Specifications** ( $V_{DD} = 2.5V \pm 5\%$ ,  $T_A = -40^{\circ}C$  to  $+85^{\circ}C$ )<sup>1</sup>

Parameter	Description	Condition	Min	Typ	Max	Unit
$f_{VCO}$	VCO Frequency		200		380	MHz
$f_{in}$	Input Frequency	+2 Feedback	100		190	MHz
		+4 Feedback	50		95	
		+8 Feedback	25		47.5	
		Bypass mode (PLL_EN = 0)	0		200	
$f_{refDC}$	Input Duty Cycle		25		75	%
$V_{PP}$	Peak-Peak Input Voltage	LVPECL	500		1000	mV
$V_{CMR}$	Common Mode Range <sup>2</sup>	LVPECL	1.2		VDD- 0.6	V
$t_r, t_f$	TCLK Input Rise/FallTime	0.7V to 1.7V			1.0	nS
$f_{MAX}$	Maximum Output Frequency	+2 Output	100		190	MHz
		+4 Output	50		95	
		+8 Output	25		47.5	
DC	Output Duty Cycle	$f_{MAX} < 100MHz$	47.5		52.5	%
		$f_{MAX} > 100MHz$	45		55	
$t_r, t_f$	Output Rise/Fall times	0.6V to 1.8V	0.1		1.0	nS
$t_{(\phi)}$	Propagation Delay (static phase offset)	TCLK to FB_IN	-100		100	pS
		PCLK to FB_IN	-100		100	
$t_{sk(O)}$	Output-to-Output Skew				150	pS
$t_{PLZ, HZ}$	Output Disable Time				10	nS
$t_{PZL, ZH}$	Output Enable Time				10	nS
BW	PLL Closed Loop Bandwidth (-3dB)	+2 Feedback		2.2		MHz
		+4 Feedback		0.85		
		+8 Feedback		0.6		
$t_{JIT(CC)}$	Cycle-to-Cycle Jitter	Same frequency			150	pS
		Multiple frequencies			250	
$t_{JIT(PER)}$	Period Jitter	Same frequency			100	pS
		Multiple frequencies			175	
$t_{JIT(\phi)}$	I/O Phase Jitter			175		pS
$t_{LOCK}$	Maximum PLL Lock Time				1	mS

Note: 1 AC characteristics apply for parallel output termination of 50Ω to VTT. Parameters are guaranteed by characterization and are not 100% tested.

2. VCMR (AC) is the crosspoint of the differential input signal. Normal AC operation is obtained when the crosspoint is within the VCMR range and the input swing lies within the VPP (AC) specification. Violation of VCMR or VPP impacts static phase offset  $t_{(\phi)}$ .

**AC Electrical Specifications** ( $V_{DD} = 3.3V \pm 5\%$ ,  $T_A = -40^\circ C$  to  $+85^\circ C$ )<sup>1</sup>

Parameter	Description	Condition	Min	Typ	Max	Unit
$f_{VCO}$	VCO Frequency		200		500	MHz
$f_{in}$	Input Frequency	÷2 Feedback	100		200	MHz
		÷4 Feedback	50		125	
		÷8 Feedback	25		62.5	
		Bypass mode (PLL_EN = 0)	0		200	
$f_{refDC}$	Input Duty Cycle		25		75	%
$V_{PP}$	Peak-Peak Input Voltage	LVPECL	500		1000	mV
$V_{CMR}$	Common Mode Range <sup>2</sup>	LVPECL	1.2		$V_{DD} - 0.9$	V
$t_r, t_f$	TCLK Input Rise/Fall Time	0.8V to 2.0V			1.0	nS
$f_{MAX}$	Maximum Output Frequency	÷2 Output	100		200	MHz
		÷4 Output	50		125	
		÷8 Output	25		62.5	
DC	Output Duty Cycle	$f_{MAX} < 100MHz$	47.5		52.5	%
		$f_{MAX} > 100MHz$	45		55	
$t_r, t_f$	Output Rise/Fall times	0.8V to 2.4V	0.1		1.0	nS
$t_{(\phi)}$	Propagation Delay (static phase offset)	TCLK to FB_IN, same VDD	-100		100	pS
		PCLK to FB_IN, same VDD	-100		100	
$t_{sk(O)}$	Output-to-Output Skew	Banks at same voltage			150	pS
$t_{sk(B)}$	Bank-to-Bank Skew	Banks at different voltages			350	pS
$t_{PLZ, HZ}$	Output Disable Time				10	nS
$t_{PZL, ZH}$	Output Enable Time				10	nS
BW	PLL Closed Loop Bandwidth (-3dB)	÷2 Feedback		2.2		MHz
		÷4 Feedback		0.85		
		÷8 Feedback		0.6		
$t_{JIT(CC)}$	Cycle-to-Cycle Jitter	Same frequency			150	pS
		Multiple frequencies			250	
$t_{JIT(PER)}$	Period Jitter	Same frequency			100	pS
		Multiple frequencies			150	
$t_{JIT(\phi)}$	I/O Phase Jitter	I/O same VDD		175		pS
$t_{LOCK}$	Maximum PLL Lock Time				1	mS

Note: 1 AC characteristics apply for parallel output termination of 50Ω to VTT. Parameters are guaranteed by characterization and are not 100% tested.  
 2. VCMR (AC) is the crosspoint of the differential input signal. Normal AC operation is obtained when the crosspoint is within the VCMR range and the input swing lies within the VPP (AC) specification. Violation of VCMR or VPP impacts static phase offset t(φ).






Figure 1. LVC MOS\_CLK AC Test Reference for  $V_{DD} = 3.3V / 2.5V$




Figure 2. PECL\_CLK AC Test Reference for  $V_{DD} = 3.3V / 2.5V$




Figure 3. LVPECL Propagation Delay ( $t_{\phi}$ ).  
Static phase offset






Figure 4. LVC MOS Propagation delay  $t_{\phi}$ , static phase offset




Figure 5. Output Duty Cycle (DC)





Figure 6. Output-to-Output Skew  $t_{SK(O)}$

November 2006


rev 0.3  
Package Diagram

32-lead TQFP



Symbol	Dimensions			
	Inches		Millimeters	
	Min	Max	Min	Max
A	....	0.0472	...	1.2
A1	0.0020	0.0059	0.05	0.15
A2	0.0374	0.0413	0.95	1.05
D	0.3465	0.3622	8.8	9.2
D1	0.2717	0.2795	6.9	7.1
E	0.3465	0.3622	8.8	9.2
E1	0.2717	0.2795	6.9	7.1
L	0.0177	0.0295	0.45	0.75
L1	0.03937 REF		1.00 REF	
T	0.0035	0.0079	0.09	0.2
T1	0.0038	0.0062	0.097	0.157
b	0.0118	0.0177	0.30	0.45
b1	0.0118	0.0157	0.30	0.40
R0	0.0031	0.0079	0.08	0.2
a	0°	7°	0°	7°
e	0.031 BASE		0.8 BASE	

32-lead LQFP



Symbol	Dimensions			
	Inches		Millimeters	
	Min	Max	Min	Max
A	....	0.0630	...	1.6
A1	0.0020	0.0059	0.05	0.15
A2	0.0531	0.0571	1.35	1.45
D	0.3465	0.3622	8.8	9.2
D1	0.2717	0.2795	6.9	7.1
E	0.3465	0.3622	8.8	9.2
E1	0.2717	0.2795	6.9	7.1
L	0.0177	0.0295	0.45	0.75
L1	0.03937 REF		1.00 REF	
T	0.0035	0.0079	0.09	0.2
T1	0.0038	0.0062	0.097	0.157
b	0.0118	0.0177	0.30	0.45
b1	0.0118	0.0157	0.30	0.40
R0	0.0031	0.0079	0.08	0.20
e	0.031 BASE		0.8 BASE	
a	0°	7°	0°	7°




Ordering Information

Part Number	Marking	Package Type	Temperature
PCS5I9351G-32-ET	PCS5I9351G	32-pin TQFP, Green	Industrial
PCS5I9351G-32-LT	PCS5I9351G	32-pin LQFP –Tape and Reel, Green	Industrial

Device Ordering Information

PCS 5 I 9 3 5 1 G - 3 2 - L T



Licensed under US patent #5,488,627, #6,646,463 and #5,631,920.



Giving you the edge

November 2006

PCS5I9351

rev 0.3



PulseCore Semiconductor Corporation  
1715 S. Bascom Ave Suite 200  
Campbell, CA 95008  
Tel: 408-879-9077  
Fax: 408-879-9018  
www.pulsecoresemi.com

Copyright © PulseCore Semiconductor  
All Rights Reserved  
Preliminary Information  
Part Number: PCS5I9351  
Document Version: 0.3

Note: This product utilizes US Patent # 6,646,463 Impedance Emulator Patent issued to PulseCore Semiconductor, dated 11-11-2003

© Copyright 2006 PulseCore Semiconductor Corporation. All rights reserved. Our logo and name are trademarks or registered trademarks of PulseCore Semiconductor. All other brand and product names may be the trademarks of their respective companies. PulseCore reserves the right to make changes to this document and its products at any time without notice. PulseCore assumes no responsibility for any errors that may appear in this document. The data contained herein represents PulseCore's best data and/or estimates at the time of issuance. PulseCore reserves the right to change or correct this data at any time, without notice. If the product described herein is under development, significant changes to these specifications are possible. The information in this product data sheet is intended to be general descriptive information for potential customers and users, and is not intended to operate as, or provide, any guarantee or warrantee to any user or customer. PulseCore does not assume any responsibility or liability arising out of the application or use of any product described herein, and disclaims any express or implied warranties related to the sale and/or use of PulseCore products including liability or warranties related to fitness for a particular purpose, merchantability, or infringement of any intellectual property rights, except as express agreed to in PulseCore's Terms and Conditions of Sale (which are available from PulseCore). All sales of PulseCore products are made exclusively according to PulseCore's Terms and Conditions of Sale. The purchase of products from PulseCore does not convey a license under any patent rights, copyrights; mask works rights, trademarks, or any other intellectual property rights of PulseCore or third parties. PulseCore does not authorize its products for use as critical components in life-supporting systems where a malfunction or failure may reasonably be expected to result in significant injury to the user, and the inclusion of PulseCore products in such life-supporting systems implies that the manufacturer assumes all risk of such use and agrees to indemnify PulseCore against all claims arising from such use.