## 420-OUTPUT TFT-LCD SOURCE DRIVER (COMPATIBLE WITH 64-GRAY SCALE)

## DESCRIPTION

The $\mu$ PD160062 is a source driver for TFT-LCDs capable of dealing with displays with 64 -gray scale. Data input is based on digital input configured as 6 bits by 6 dots (2 pixels), which can realize a full-color display of 260,000 colors by output of 64 values $\gamma$-corrected by an internal D/A converter and 5-by-2 external power modules.
Because the output dynamic range is as large as $V_{S S 2}+0.1 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD} 2}-0.1 \mathrm{~V}$, level inversion operation of the LCD's common electrode is rendered unnecessary. Also, to be able to deal with dot-line inversion, $n$-line inversion and column line inversion when mounted on a single side, this source driver is equipped with a built-in 6-bit D/A converter circuit whose odd output pins and even output pins respectively output gray scale voltages of differing polarity. Assuring a clock frequency of 45 MHz when driving at 2.3 V , this driver is applicable to SXGA+ standard TFT-LCD panels.

## FEATURES

- CMOS level input ( 2.3 to 3.6 V )
- 420 outputs
- Input of 6 bits (gray scale data) by 6 dots
- Capable of outputting 64 values by means of 5 -by-2 external power modules ( 10 units) and a D/A converter (R-DAC)
- Logic power supply voltage (VDD1) : 2.3 to 3.6 V
- Driver power supply voltage (VDd2) : 8.0 to 9.0 V
- High-speed data transfer: fclk $=45 \mathrm{MHz}$ (internal data transfer speed when operating at Vod1 $=2.3 \mathrm{~V}$ )
- Output dynamic range Vss2 +0.1 V to Vdd2-0.1 V
- Apply for dot-line inversion, n-line inversion and column line inversion
- Output voltage polarity inversion function (POL)
- Input data inversion function (capable of controlling by each input port) (POL21, POL22)
- Current consumption control function (LPC, HPC, Bcont)
- Slim chip


## ORDERING INFORMATION

| Part Number | Package |
| :---: | :---: |
| $\mu$ PD160062N $-\times \times \times$ | TCP (TAB package) |

## Remark The TCP's external shape is customized. To order the required shape, please contact one of our sales

 representatives.The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.
Not all products and/or types are available in every country. Please check with an NEC Electronics
sales representative for availability and additional information.

## 1. BLOCK DIAGRAM



Remark /xxx indicates active low signal.
2. RELATIONSHIP BETWEEN OUTPUT CIRCUIT AND D/A CONVERTER

3. PIN CONFIGURATION ( $\mu$ PD160062N-xxx: TCP) (Copper Foil Surface, Face-up)


Remark This figure does not specify the TCP package.

## 4. PIN FUNCTIONS

(1/2)

| Pin Symbol | Pin Name | I/O | Description |
| :---: | :---: | :---: | :---: |
| $\mathrm{S}_{1}$ to $\mathrm{S}_{420}$ | Driver | Output | The D/A converted 64-gray-scale analog voltage is output. |
| Doo to Do5 | Display data | Input | The display data is input with a width of 36 bits, viz., the gray scale data ( 6 bits) by 6 dots (2 pixels). <br> Dxo: LSB, Dxs: MSB |
| $\mathrm{D}_{10}$ to $\mathrm{D}_{15}$ |  |  |  |
| $\mathrm{D}_{20}$ to $\mathrm{D}_{25}$ |  |  |  |
| $\mathrm{D}_{30}$ to $\mathrm{D}_{35}$ |  |  |  |
| D40 to D45 |  |  |  |
| $\mathrm{D}_{50}$ to $\mathrm{D}_{55}$ |  |  |  |
| R,/L | Shift direction control | Input | The shift direction control pin of shift register. The shift directions of the shift registers are as follows. <br> $R, / L=H$ (right shift) : STHR input, $\mathrm{S}_{1} \rightarrow \mathrm{~S}_{420}$, STHL output <br> $R, / L=L$ (left shift) : STHL input, $S_{420} \rightarrow S_{1}$, STHR output |
| STHR | Right shift start pulse | I/O | These refer to the start pulse I/O pins when driver ICs are connected in cascade. <br> Fetching of display data starts when H is read at the rising edge of CLK. <br> R,/L = H (right shift) : STHR input, STHL output <br> R,/L = L (left shift) : STHL input, STHR output <br> A H level should be input as the pulse of one cycle of the clock signal. <br> If the start pulse input is more than 2 CLK, the first 1 CLK of the H level input is valid. |
| STHL | Left shift start pulse | I/O |  |
| CLK | Shift clock | Input | Refers to the shift register's shift clock input. The display data is incorporated into the data register at the rising edge. At the rising edge of the 70th clock after the start pulse input, the start pulse output reaches the high level, thus becoming the start pulse of the next-level driver. If 72 clock pulses are input after input of the start pulse, input of display data is halted automatically. The contents of the shift register are cleared at the STB's rising edge. |
| STB | Latch | Input | The contents of the data register are transferred to the latch circuit at the rising edge. And, at the falling edge, the gray scale voltage is supplied to the driver. It is necessary to ensure input of one pulse per horizontal period. |
| POL | Polarity input | Input | POL $=\mathrm{L}$ : The $\mathrm{S}_{2 n-1}$ output uses $\mathrm{V}_{0}$ to $\mathrm{V}_{4}$ as the reference supply. The $\mathrm{S}_{2 n}$ output uses $\mathrm{V}_{5}$ to $\mathrm{V}_{9}$ as the reference supply. <br> POL $=\mathrm{H}$ : The $\mathrm{S}_{2 n-1}$ output uses $\mathrm{V}_{5}$ to $\mathrm{V}_{9}$ as the reference supply. The $\mathrm{S}_{2 n}$ output uses $\mathrm{V}_{0}$ to $\mathrm{V}_{4}$ as the reference supply. <br> $\mathrm{S}_{2 n-1}$ indicates the odd output and $\mathrm{S}_{2 n}$ indicates the even output. Input of the POL signal is allowed the setup time (tpol-sTB) with respect to STB's rising edge. |
| $\begin{aligned} & \text { POL21, } \\ & \text { POL22 } \end{aligned}$ | Data inversion | Input | Data inversion can invert when display data is loaded. <br> POL21: Invert/not invert of display data $D_{00}$ to $D_{05}, D_{10}$ to $D_{15}, D_{20}$ to $D_{25}$ <br> POL22: Invert/not invert of display data $D_{30}$ to $D_{35}, D_{40}$ to $D_{45}, D_{50}$ to $D_{55}$ <br> POL21, POL22 = H: Data inversion loads display data after inverting it. <br> POL21, POL22 = L: Data inversion does not invert input data. |
| LPC | Low power control | Input | Controls the write function of the driver section by digitally controlling the bypass current of the output amplifier. Refer to 9. CURRENT CONSUMPTION |
| HPC | High power control | Input | CONTROL FUNCTION for details. <br> This pin is pulled up to the $\mathrm{V}_{\mathrm{DD}}$ power supply inside the IC. |
| Bcont | Bias control | Input | This pin can be used to finely control the bias current inside the output amplifier. Refer to 9. CURRENT CONSUMPTION CONTROL FUNCTION for details. <br> When this fine-control function is not required, leave this pin open. |


| Pin Symbol | Pin Name | 1/O | Description |
| :---: | :---: | :---: | :---: |
| $\mathrm{V}_{0}$ to $\mathrm{V}_{9}$ | $\gamma$-corrected power supplies | - | Input the $\gamma$-corrected power supplies from outside by using operational amplifier. Make sure to maintain the following relationships. During the gray scale voltage output, be sure to keep the gray scale level power supply at a constant level. $\begin{aligned} & V_{\mathrm{DD2} 2}-0.1 \mathrm{~V} \geq V_{0}>V_{1}>V_{2}>V_{3}>V_{4} \geq 0.5 \mathrm{~V}_{\mathrm{DD} 2} \\ & 0.5 \mathrm{~V}_{\mathrm{DD} 2} \geq V_{5}>V_{6}>V_{7}>V_{8}>V_{9} \geq V_{\mathrm{SS} 2}+0.1 \mathrm{~V} \end{aligned}$ |
| VDD1 | Logic power supply | - | 2.3 to 3.6 V |
| VDD2 | Driver power supply | - | 8.0 to 9.0 V |
| Vss1 | Logic ground | - | Grounding |
| Vss2 | Driver ground | - | Grounding |

Cautions 1. The power start sequence must be $V_{D D 1}$, logic input, and $V_{D D 2} \& V_{0}$ to $V_{9}$ in that order. Reverse this sequence to shut down.
2. To stabilize the supply voltage, please be sure to insert a $0.1 \mu \mathrm{~F}$ bypass capacitor between $V_{D D 1}-V_{S S 1}$ and $V_{D D 2}-V_{S S 2}$. Furthermore, for increased precision of the D/A converter, insertion of a bypass capacitor of about $0.01 \mu \mathrm{~F}$ is also recommended between the $\gamma$-corrected power supply terminals ( $\mathrm{V}_{0}, \mathrm{~V}_{1}, \mathrm{~V}_{2}, \cdots, \mathrm{~V}_{9}$ ) and $\mathrm{V}_{\mathrm{ss}}$.

## 5. RELATIONSHIP BETWEEN INPUT DATA AND OUTPUT VOLTAGE VALUE

The $\mu$ PD160062 incorporates a 6-bit D/A converter whose odd output pins and even output pins output respectively gray scale voltages of differing polarity with respect to the LCD's counter electrode (common electrode) voltage. The D/A converter consists of ladder resistors and switches.

The ladder resistors (r0 to r62) are designed so that the ratio of LCD panel $\gamma$-compensated voltages to $\mathrm{V}_{0}$ ' to $\mathrm{V}_{63}$ ' and $\mathrm{V}_{0}$ " to $\mathrm{V}_{63}$ " is almost equivalent. For the 2 sets of five $\gamma$-compensated power supplies, $\mathrm{V}_{0}$ to $\mathrm{V}_{4}$ and $\mathrm{V}_{5}$ to $\mathrm{V}_{9}$, respectively, input gray scale voltages of the same polarity with respect to the common voltage. When fine gray scale voltage precision is not necessary, there is no need to connect a voltage follower circuit to the $\gamma$-compensated power supplies $\mathrm{V}_{1}$ to $\mathrm{V}_{3}$ and $\mathrm{V}_{6}$ to $\mathrm{V}_{8}$.
Figure $5-1$ shows the relationship between the driving voltages such as liquid-crystal driving voltages VdD2 and Vss2, common electrode potential $\mathrm{V}_{\text {com, }}$, and $\gamma$-corrected voltages $\mathrm{V}_{0}$ to $\mathrm{V}_{9}$ and the input data. Be sure to maintain the voltage relationships of

$$
\begin{aligned}
& V_{\text {DD } 2}-0.1 \mathrm{~V} \geq V_{0}>V_{1}>V_{2}>V_{3}>V_{4} \geq 0.5 V_{\text {DD2 } 2} \\
& 0.5 V_{\text {DD2 } 2} \geq V_{5}>V_{6}>V_{7}>V_{8}>V_{9} \geq V_{\text {SS2 }}+0.1 \text { V }
\end{aligned}
$$

Figures 5-2 shows $\gamma$-corrected power supply voltage and ladder resistors ratio and figure $5-3$ shows the relationship between the input data and the output voltage.

Figure 5-1. Relationship between Input Data and $\gamma$-corrected Power Supplies


Figure 5-2. $\gamma$-corrected Voltages and Ladder Resistors Ratio



| rn | Ratio 1 | Ratio 2 | Value ( $\Omega$ ) |
| :---: | :---: | :---: | :---: |
| r0 | 8.00 | 0.0505 | 544 |
| r1 | 7.50 | 0.0473 | 510 |
| r2 | 7.00 | 0.0442 | 476 |
| r3 | 6.50 | 0.0410 | 442 |
| r4 | 6.00 | 0.0379 | 408 |
| r5 | 5.50 | 0.0347 | 374 |
| r6 | 5.50 | 0.0347 | 374 |
| r7 | 5.00 | 0.0315 | 340 |
| r8 | 5.00 | 0.0315 | 340 |
| r9 | 4.00 | 0.0252 | 272 |
| r10 | 4.00 | 0.0252 | 272 |
| r11 | 3.50 | 0.0221 | 238 |
| r12 | 3.50 | 0.0221 | 238 |
| r13 | 3.50 | 0.0221 | 238 |
| r14 | 3.00 | 0.0189 | 204 |
| r15 | 3.00 | 0.0189 | 204 |
| r16 | 3.00 | 0.0189 | 204 |
| r17 | 2.50 | 0.0158 | 170 |
| r18 | 2.50 | 0.0158 | 170 |
| r19 | 2.50 | 0.0158 | 170 |
| r20 | 2.00 | 0.0126 | 136 |
| r21 | 2.00 | 0.0126 | 136 |
| r22 | 2.00 | 0.0126 | 136 |
| r23 | 1.50 | 0.0095 | 102 |
| r24 | 1.50 | 0.0095 | 102 |
| r25 | 1.50 | 0.0095 | 102 |
| r26 | 1.50 | 0.0095 | 102 |
| r27 | 1.00 | 0.0063 | 68 |
| r28 | 1.00 | 0.0063 | 68 |
| r29 | 1.00 | 0.0063 | 68 |
| r30 | 1.00 | 0.0063 | 68 |
| r31 | 1.00 | 0.0063 | 68 |
| r32 | 1.00 | 0.0063 | 68 |
| r33 | 1.00 | 0.0063 | 68 |
| r34 | 1.00 | 0.0063 | 68 |
| r35 | 1.00 | 0.0063 | 68 |
| r36 | 1.00 | 0.0063 | 68 |
| r37 | 1.00 | 0.0063 | 68 |
| r38 | 1.00 | 0.0063 | 68 |
| r39 | 1.00 | 0.0063 | 68 |
| r40 | 1.00 | 0.0063 | 68 |
| r41 | 1.00 | 0.0063 | 68 |
| r42 | 1.00 | 0.0063 | 68 |
| r43 | 1.00 | 0.0063 | 68 |
| r44 | 1.00 | 0.0063 | 68 |
| r45 | 1.00 | 0.0063 | 68 |
| r46 | 1.00 | 0.0063 | 68 |
| r47 | 1.00 | 0.0063 | 68 |
| r48 | 1.00 | 0.0063 | 68 |
| r49 | 1.00 | 0.0063 | 68 |
| r50 | 1.00 | 0.0063 | 68 |
| r51 | 1.00 | 0.0063 | 68 |
| r52 | 1.00 | 0.0063 | 68 |
| r53 | 1.50 | 0.0095 | 102 |
| r54 | 1.50 | 0.0095 | 102 |
| r55 | 1.50 | 0.0095 | 102 |
| r56 | 2.00 | 0.0126 | 136 |
| r57 | 2.00 | 0.0126 | 136 |
| r58 | 2.50 | 0.0158 | 170 |
| r59 | 2.50 | 0.0158 | 170 |
| r60 | 3.00 | 0.0189 | 204 |
| r61 | 5.00 | 0.0315 | 340 |
| r62 | 8.00 | 0.0505 | 544 |
| Total resistance |  |  | 10778 |
| Minimum resistance value |  |  | 68 |

Remark The resistance ratio1 is a relative ratio in the case of setting the minimum resistance value to 1 . The resistance ratio2 is a relative ratio in the case of setting the total resistance to 1 .

Caution There is no connection between $\mathrm{V}_{4}$ and $\mathrm{V}_{5}$ terminal in the chip.

Figure 5-3. Relationship between Input Data and Output Voltage (POL21, POL22 = L)
(Output Voltage 1) $\mathrm{V}_{\mathrm{DD} 2}-0.1 \mathrm{~V} \geq \mathrm{V}_{0}>\mathrm{V}_{1}>\mathrm{V}_{2}>\mathrm{V}_{3}>\mathrm{V}_{4} \geq 0.5 \mathrm{~V}_{\mathrm{dD} 2}$
(Output Voltage 2) $0.5 \mathrm{~V}_{\mathrm{DD} 2} \geq \mathrm{V}_{5}>\mathrm{V}_{6}>\mathrm{V}_{7}>\mathrm{V}_{8}>\mathrm{V}_{9} \geq \mathrm{V}_{\mathrm{ss} 2}+0.1 \mathrm{~V}$

| Input Data | Output Voltage 1 |  |  |  | Output Voltage 2 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OOH | $V_{0}$ | $V_{0}$ |  |  | $V_{01}$ | V9 |  |  |
| 01H | $V_{11}$ | $V_{1}+\left(V_{0}-V_{1}\right) x$ | 4930 / | 5474 | $V_{11}$ | $\mathrm{V}_{9}+\left(\mathrm{V}_{8}-\mathrm{V}_{9}\right)^{\text {x }}$ | 5441 | 5474 |
| 02H | $V_{2}$ | $V_{1}+\left(V_{0}-V_{1}\right) x$ | 4420 / | 5474 | $V_{\text {2" }}$ | $V_{9}+\left(V_{8}-V_{9}\right)^{x}$ | 1054 / | 5474 |
| 03H | $V_{3{ }^{\prime}}$ | $V_{1}+\left(V_{0}-V_{1}\right) x$ | 3944 / | 5474 | $V_{3 "}$ | $\mathrm{V}_{9}+\left(\mathrm{V}_{8}-\mathrm{V}_{9}\right) \mathrm{x}$ | 1530 / | 5474 |
| 04H | $V_{4^{\prime}}$ | $V_{1}+\left(V_{0}-V_{1}\right) x$ | 3502 / | 5474 | $V_{4 \prime \prime}$ | $\mathrm{V}_{9}+\left(\mathrm{V}_{8}-\mathrm{V}_{9}\right) \mathrm{x}$ | 1972 / | 5474 |
| 05H | $V_{5}$ | $V_{1}+\left(V_{0}-V_{1}\right) x$ | 3094 / | 5474 | $V_{5 "}$ | $V_{9}+\left(V_{8}-V_{9}\right)^{x}$ | 2380 / | 5474 |
| 06H | $V_{6^{\prime}}$ | $V_{1}+\left(V_{0}-V_{1}\right)^{1} x$ | 2720 / | 5474 | $V_{6 "}$ | $V_{9}+\left(V_{8}-V_{9}\right)^{x}$ | 2754 / | 5474 |
| 07H | $\mathrm{V}_{7^{\prime}}$ | $V_{1}+\left(V_{0}-V_{1}\right) x$ | 2346 / | 5474 | $\mathrm{V}_{7 \text { 7" }}$ | $V_{9}+\left(V_{8}-V_{9}\right)^{\prime}$ | 3128 / | 5474 |
| 08H | $\mathrm{V}_{8^{\prime}}$ | $V_{1}+\left(V_{0}-V_{1}\right)^{1} x$ | 2006 / | 5474 | $V_{8 "}$ | $V_{9}+\left(V_{8}-V_{9}\right)^{\prime}$ | 3468 / | 5474 |
| 09H | $V_{9}$ | $V_{1}+\left(V_{0}-V_{1}\right) x$ | 1666 / | 5474 | $V_{9 "}$ | $V_{9}+\left(V_{8}-V_{9}\right)^{x}$ | 3808 / | 5474 |
| OAH | $\mathrm{V}_{10}$ | $V_{1}+\left(V_{0}-V_{1}\right) \times$ | 1394 / | 5474 | $\mathrm{V}_{101}$ | $V_{9}+\left(V_{8}-V_{9}\right)^{x}$ | 4080 / | 5474 |
| OBH | $\mathrm{V}_{11}$ | $V_{1}+\left(V_{0}-V_{1}\right)^{1}$ | 1122 / | 5474 | $\mathrm{V}_{11^{\prime \prime}}$ | $V_{9}+\left(V_{8}-V_{9}\right)^{x}$ | 4352 / | 5474 |
| OCH | $\mathrm{V}_{12}$ | $V_{1}+\left(V_{0}-V_{1}\right) x$ | 8841 | 5474 | $\mathrm{V}_{12}{ }^{\text {n }}$ | $V_{9}+\left(V_{8}-V_{9}\right)^{x}$ | 4590 / | 5474 |
| ODH | $\mathrm{V}_{13^{\prime}}$ | $V_{1}+\left(V_{0}-V_{1}\right)^{1} \times$ | 6461 | 5474 | $\mathrm{V}_{13}{ }^{\text {n }}$ | $\mathrm{V}_{9}+\left(\mathrm{V}_{8}-\mathrm{V}_{9}\right)^{\text {x }}$ | 4828 / | 5474 |
| OEH | $\mathrm{V}_{14}$ | $V_{1}+\left(V_{0}-V_{1}\right)^{1} x$ | 4081 | 5474 | $\mathrm{V}_{14}{ }^{\text {" }}$ | $V_{9}+\left(V_{8}-V_{9}\right)$ | 5066 / | 5474 |
| OFH | $\mathrm{V}_{15^{\prime}}$ | $V_{1}+\left(V_{0}-V_{1}\right) x$ | 2041 | 5474 | $\mathrm{V}_{15^{\prime \prime}}$ | $\mathrm{V}_{9}+\left(\mathrm{V}_{8}-\mathrm{V}_{9}\right) \mathrm{x}$ | 5270 / | 5474 |
| 10 H | $V_{16^{\prime}}$ | $V_{1}$ |  |  | $\mathrm{V}_{16{ }^{\prime \prime}}$ | $V_{8}$ |  |  |
| 11H | $V_{17}$ | $\mathrm{V}_{2}+\left(\mathrm{V}_{1}-\mathrm{V}_{2}\right)^{\text {a }}$ | 1666 / | 1870 | $V_{17 ゙}$ | $\mathrm{V}_{8}+\left(\mathrm{V}_{7}-\mathrm{V}_{8}\right)^{\text {x }}$ | 2041 | 1870 |
| 12 H | $\mathrm{V}_{18^{\prime}}$ | $\mathrm{V}_{2}+\left(\mathrm{V}_{1}-\mathrm{V}_{2}\right)^{\prime} \times$ | 1496 / | 1870 | $\mathrm{V}_{181}$ | $\mathrm{V}_{8}+\left(\mathrm{V}_{7}-\mathrm{V}_{8}\right)^{\mathrm{x}}$ | 3741 | 1870 |
| 13H | $\mathrm{V}_{19}{ }^{\prime}$ | $\mathrm{V}_{2}+\left(\mathrm{V}_{1}-\mathrm{V}_{2}\right)^{2}$ | 1326 / | 1870 | $\mathrm{V}_{19}{ }^{\text {" }}$ | $\mathrm{V}_{8}+\left(\mathrm{V}_{7}-\mathrm{V}_{8}\right)^{\mathrm{x}}$ | 5441 | 1870 |
| 14 H | $\mathrm{V}_{20}$ | $\mathrm{V}_{2}+\left(\mathrm{V}_{1}-\mathrm{V}_{2}\right)^{\prime} \times$ | 1156 / | 1870 | $\mathrm{V}_{201}$ | $\mathrm{V}_{8}+\left(\mathrm{V}_{7}-\mathrm{V}_{8}\right)^{\mathrm{x}}$ | 714 / | 1870 |
| 15H | $\mathrm{V}_{21}$ | $\mathrm{V}_{2}+\left(\mathrm{V}_{1}-\mathrm{V}_{2}\right)^{2}$ | 1020 / | 1870 | $\mathrm{V}_{211}$ | $\mathrm{V}_{8}+\left(\mathrm{V}_{7}-\mathrm{V}_{8}\right)^{\mathrm{x}}$ | 8501 | 1870 |
| 16H | $\mathrm{V}_{22}$ | $\mathrm{V}_{2}+\left(\mathrm{V}_{1}-\mathrm{V}_{2}\right)^{2} \mathrm{x}$ | 8841 | 1870 | $\mathrm{V}_{23 \text { " }}$ | $\mathrm{V}_{8}+\left(\mathrm{V}_{7}-\mathrm{V}_{8}\right) \mathrm{x}$ | 9861 | 1870 |
| 17H | $\mathrm{V}_{23^{\prime}}$ | $\mathrm{V}_{2}+\left(\mathrm{V}_{1}-\mathrm{V}_{2}\right)^{\prime} \mathrm{x}$ | 748 / | 1870 | $\mathrm{V}_{23^{\prime \prime}}$ | $\mathrm{V}_{8}+\left(\mathrm{V}_{7}-\mathrm{V}_{8}\right)^{\mathrm{x}}$ | 1122 / | 1870 |
| 18H | $\mathrm{V}_{24^{\prime}}$ | $\mathrm{V}_{2}+\left(\mathrm{V}_{1}-\mathrm{V}_{2}\right)^{2} \mathrm{x}$ | 6461 | 1870 | $V_{24}$ | $\mathrm{V}_{8}+\left(\mathrm{V}_{7}-\mathrm{V}_{8}\right)^{\mathrm{x}}$ | 1224 / | 1870 |
| 19H | $\mathrm{V}_{25^{\prime}}$ | $\mathrm{V}_{2}+\left(\mathrm{V}_{1}-\mathrm{V}_{2}\right)^{2}$ | 5441 | 1870 | $\mathrm{V}_{25^{\prime \prime}}$ | $\mathrm{V}_{8}+\left(\mathrm{V}_{7}-\mathrm{V}_{8}\right)^{\mathrm{x}}$ | 1326 / | 1870 |
| 1 AH | $\mathrm{V}_{26^{\prime}}$ | $\mathrm{V}_{2}+\left(\mathrm{V}_{1}-\mathrm{V}_{2}\right)^{2}$ | 4421 | 1870 | $\mathrm{V}_{26^{\prime \prime}}$ | $\mathrm{V}_{8}+\left(\mathrm{V}_{7}-\mathrm{V}_{8}\right)^{\mathrm{x}}$ | 1428 / | 1870 |
| 1 BH | $\mathrm{V}_{27}$ | $\mathrm{V}_{2}+\left(\mathrm{V}_{1}-\mathrm{V}_{2}\right) \mathrm{x}$ | 3401 | 1870 | $\mathrm{V}_{27 \text { " }}$ | $\mathrm{V}_{8}+\left(\mathrm{V}_{7}-\mathrm{V}_{8}\right)^{\mathrm{x}}$ | 1530 / | 1870 |
| 1 CH | $\mathrm{V}_{28^{\prime}}$ | $\mathrm{V}_{2}+\left(\mathrm{V}_{1}-\mathrm{V}_{2}\right)^{2} \times$ | 2721 | 1870 | $\mathrm{V}_{28 \mathrm{n}}$ | $\mathrm{V}_{8}+\left(\mathrm{V}_{7}-\mathrm{V}_{8}\right) \mathrm{x}$ | 1598 / | 1870 |
| 1DH | $\mathrm{V}_{29}$ | $\mathrm{V}_{2}+\left(\mathrm{V}_{1}-\mathrm{V}_{2}\right)^{2}$ | 2041 | 1870 | $\mathrm{V}_{29}$ | $\mathrm{V}_{8}+\left(\mathrm{V}_{7}-\mathrm{V}_{8}\right)^{\mathrm{x}}$ | 1666 / | 1870 |
| 1EH | $\mathrm{V}_{30^{\prime}}$ | $\mathrm{V}_{2}+\left(\mathrm{V}_{1}-\mathrm{V}_{2}\right)^{\prime} \mathrm{x}$ | 1361 | 1870 | $\mathrm{V}_{301}$ | $\mathrm{V}_{8}+\left(\mathrm{V}_{7}-\mathrm{V}_{8}\right)^{\mathrm{x}}$ | 1734 / | 1870 |
| 1FH | $\mathrm{V}_{311}$ | $\mathrm{V}_{2}+\left(\mathrm{V}_{1}-\mathrm{V}_{2}\right)^{\prime} \mathrm{x}$ | 681 | 1870 | $\mathrm{V}_{311}$ | $\mathrm{V}_{8}+\left(\mathrm{V}_{7}-\mathrm{V}_{8}\right)^{\mathrm{x}}$ | 1802 / | 1870 |
| 20 H | $\mathrm{V}_{32}$ | $\mathrm{V}_{2}$ |  |  | $\mathrm{V}_{32}$ | $V_{7}$ |  |  |
| 21H | $\mathrm{V}_{33^{\prime}}$ | $\mathrm{V}_{3}+\left(\mathrm{V}_{2}-V_{3}\right)^{\prime}$ | 1020 / | 1088 | $\mathrm{V}_{33^{\prime \prime}}$ | $V_{7}+\left(V_{6}-V_{7}\right)^{x}$ | 681 | 1088 |
| 22 H | $V_{34}$ | $V_{3}+\left(V_{2}-V_{3}\right)^{\prime}$ | 9521 | 1088 | $\mathrm{V}_{34}{ }^{\text {" }}$ | $\mathrm{V}_{7}+\left(\mathrm{V}_{6}-\mathrm{V}_{7}\right){ }^{\text {a }}$ | 136 / | 1088 |
| 23 H | $V_{35^{\prime}}$ | $V_{3}+\left(V_{2}-V_{3}\right)^{\prime}$ | 8841 | 1088 | $\mathrm{V}_{351}$ | $\mathrm{V}_{7}+\left(\mathrm{V}_{6}-\mathrm{V}_{7}\right)^{\text {a }}$ | 2041 | 1088 |
| 24 H | $\mathrm{V}_{36^{\prime}}$ | $V_{3}+\left(V_{2}-V_{3}\right)^{\prime}$ | 816 / | 1088 | $\mathrm{V}_{36}{ }^{\prime \prime}$ | $\mathrm{V}_{7}+\left(\mathrm{V}_{6}-V_{7}\right)^{1} \times$ | 272 I | 1088 |
| 25 H | $V_{371}$ | $V_{3}+\left(V_{2}-V_{3}\right)^{\prime}$ | 748 / | 1088 | $V_{371}$ | $\mathrm{V}_{7}+\left(\mathrm{V}_{6}-\mathrm{V}_{7}\right){ }^{\text {a }}$ | 3401 | 1088 |
| 26 H | $\mathrm{V}_{38^{\prime}}$ | $V_{3}+\left(V_{2}-V_{3}\right)^{\prime}$ | 680 / | 1088 | $\mathrm{V}_{38}{ }^{\text {n }}$ | $\mathrm{V}_{7}+\left(\mathrm{V}_{6}-\mathrm{V}_{7}\right)^{\text {a }}$ | 408 / | 1088 |
| 27 H | $\mathrm{V}_{39}{ }^{\prime}$ | $V_{3}+\left(V_{2}-V_{3}\right) \times$ | 612 I | 1088 | $\mathrm{V}_{39}{ }^{\text {n }}$ | $\mathrm{V}_{7}+\left(\mathrm{V}_{6}-\mathrm{V}_{7}\right)^{\text {a }}$ | 4761 | 1088 |
| 28 H | $\mathrm{V}_{40}$ | $\mathrm{V}_{3}+\left(\mathrm{V}_{2}-\mathrm{V}_{3}\right) \mathrm{x}$ | 5441 | 1088 | $\mathrm{V}_{401}$ | $\mathrm{V}_{7}+\left(\mathrm{V}_{6}-\mathrm{V}_{7}\right)^{1} \times$ | 5441 | 1088 |
| 29 H | $V_{41}$ | $V_{3}+\left(V_{2}-V_{3}\right) \times$ | 4761 | 1088 | $V_{41{ }^{\prime \prime}}$ | $\mathrm{V}_{7}+\left(\mathrm{V}_{6}-\mathrm{V}_{7}\right)^{1} \times$ | 612 / | 1088 |
| 2 AH | $\mathrm{V}_{42}$ | $V_{3}+\left(V_{2}-V_{3}\right)^{\prime}$ | 408 / | 1088 | $\mathrm{V}_{42^{\prime \prime}}$ | $\mathrm{V}_{7}+\left(\mathrm{V}_{6}-\mathrm{V}_{7}\right) \mathrm{V}^{\text {a }}$ | 680 / | 1088 |
| 2BH | $\mathrm{V}_{43^{\prime}}$ | $V_{3}+\left(V_{2}-V_{3}\right)^{\prime}$ | 3401 | 1088 | $\mathrm{V}_{43 \text { " }}$ | $\mathrm{V}_{7}+\left(\mathrm{V}_{6}-\mathrm{V}_{7}\right)^{1} \mathrm{x}$ | 748 / | 1088 |
| 2 CH | $\mathrm{V}_{44^{\prime}}$ | $V_{3}+\left(V_{2}-V_{3}\right)^{\prime}$ | 2721 | 1088 | $\mathrm{V}_{44}{ }^{\text {" }}$ | $\mathrm{V}_{7}+\left(\mathrm{V}_{6}-\mathrm{V}_{7}\right)^{1} \times$ | 816 / | 1088 |
| 2DH | $\mathrm{V}_{45^{\prime}}$ | $V_{3}+\left(V_{2}-V_{3}\right) \times$ | 2041 | 1088 | $\mathrm{V}_{45 \text { " }}$ | $\mathrm{V}_{7}+\left(\mathrm{V}_{6}-\mathrm{V}_{7}\right)^{1} \times$ | 8841 | 1088 |
| 2EH | $\mathrm{V}_{46^{\prime}}$ | $V_{3}+\left(V_{2}-V_{3}\right) \times$ | 1361 | 1088 | $\mathrm{V}_{46}{ }^{\text {" }}$ | $\mathrm{V}_{7}+\left(\mathrm{V}_{6}-\mathrm{V}_{7}\right)^{1}$ | 952 I | 1088 |
| 2FH | $V_{47}$ | $\mathrm{V}_{3}+\left(\mathrm{V}_{2}-\mathrm{V}_{3}\right) \mathrm{x}$ | 681 | 1088 | $\mathrm{V}_{47 \mathrm{7}}$ | $\mathrm{V}_{7}+\left(\mathrm{V}_{6}-\mathrm{V}_{7}\right){ }^{\text {a }}$ | 1020 / | 1088 |
| 30 H | $\mathrm{V}_{48^{\prime}}$ | $V_{3}$ |  |  | $\mathrm{V}_{48^{\prime \prime}}$ | $V_{6}$ |  |  |
| 31 H | $\mathrm{V}_{49}$ | $\mathrm{V}_{4}+\left(\mathrm{V}_{3}-\mathrm{V}_{4}\right) \mathrm{x}$ | 2278 / | 2346 | $\mathrm{V}_{49}{ }^{\text {" }}$ | $\mathrm{V}_{6}+\left(\mathrm{V}_{5}-\mathrm{V}_{6}\right)^{\text {x }}$ | 681 | 2346 |
| 32 H | $\mathrm{V}_{50}$ | $V_{4}+\left(V_{3}-V_{4}\right)^{\prime}$ | 2210 / | 2346 | $\mathrm{V}_{501}$ | $\mathrm{V}_{6}+\left(\mathrm{V}_{5}-\mathrm{V}_{6}\right) \mathrm{x}$ | 136 / | 2346 |
| 33 H | $\mathrm{V}_{51}{ }^{1}$ | $V_{4}+\left(V_{3}-V_{4}\right)^{4}$ | 2142 / | 2346 | $\mathrm{V}_{511}$ | $\mathrm{V}_{6}+\left(\mathrm{V}_{5}-\mathrm{V}_{6}\right)^{x}$ | 204 / | 2346 |
| 34 H | $\mathrm{V}_{5}{ }^{\prime}$ | $V_{4}+\left(V_{3}-V_{4}\right)^{4}$ | 2074 / | 2346 | $\mathrm{V}_{52 \text { " }}$ | $\mathrm{V}_{6}+\left(\mathrm{V}_{5}-\mathrm{V}_{6}\right)^{x}$ | 272 I | 2346 |
| 35 H | $\mathrm{V}_{53}$ | $\mathrm{V}_{4}+\left(\mathrm{V}_{3}-\mathrm{V}_{4}\right)^{\text {a }}$ | 2006 / | 2346 | $\mathrm{V}_{53}$ | $\mathrm{V}_{6}+\left(\mathrm{V}_{5}-\mathrm{V}_{6}\right)^{\text {x }}$ | 340 / | 2346 |
| 36 H | $\mathrm{V}_{54}$ | $V_{4}+\left(V_{3}-V_{4}\right)^{\prime}$ | 1904 / | 2346 | $\mathrm{V}_{54}{ }^{\text {" }}$ | $\mathrm{V}_{6}+\left(\mathrm{V}_{5}-\mathrm{V}_{6}\right)^{x}$ | 4421 | 2346 |
| 37 H | $\mathrm{V}_{55^{\prime}}$ | $V_{4}+\left(V_{3}-V_{4}\right)^{\prime}$ | 1802 / | 2346 | $\mathrm{V}_{55 \text { " }}$ | $\mathrm{V}_{6}+\left(\mathrm{V}_{5}-\mathrm{V}_{6}\right)^{x}$ | 5441 | 2346 |
| 38 H | $\mathrm{V}_{56}$ | $V_{4}+\left(V_{3}-V_{4}\right)^{\prime}$ | 1700 / | 2346 | $\mathrm{V}_{56}{ }^{\text {n }}$ | $\mathrm{V}_{6}+\left(\mathrm{V}_{5}-\mathrm{V}_{6}\right)^{\mathrm{x}}$ | 646 / | 2346 |
| 39 H | $\mathrm{V}_{57}$ | $V_{4}+\left(V_{3}-V_{4}\right)^{4}$ | 1564 / | 2346 | $\mathrm{V}_{57 \text { " }}$ | $\mathrm{V}_{6}+\left(\mathrm{V}_{5}-\mathrm{V}_{6}\right)$ | 782 / | 2346 |
| 3AH | $\mathrm{V}_{58^{\prime}}$ | $V_{4}+\left(V_{3}-V_{4}\right)^{\prime}$ | 1428 / | 2346 | $\mathrm{V}_{58}{ }^{\prime \prime}$ | $\mathrm{V}_{6}+\left(\mathrm{V}_{5}-\mathrm{V}_{6}\right)^{\mathrm{x}}$ | 918 / | 2346 |
| 3BH | $\mathrm{V}_{59}$ | $\mathrm{V}_{4}+\left(\mathrm{V}_{3}-\mathrm{V}_{4}\right)^{4}$ | 1258 / | 2346 | $\mathrm{V}_{59}$ | $\mathrm{V}_{6}+\left(\mathrm{V}_{5}-\mathrm{V}_{6}\right)^{\text {x }}$ | 1088 / | 2346 |
| 3 CH | $\mathrm{V}_{60^{\prime}}$ | $V_{4}+\left(V_{3}-V_{4}\right)^{\prime}$ | 1088 / | 2346 | $\mathrm{V}_{601}$ | $\mathrm{V}_{6}+\left(\mathrm{V}_{5}-\mathrm{V}_{6}\right)^{x}$ | 1258 / | 2346 |
| 3DH | $\mathrm{V}_{61}$ | $V_{4}+\left(V_{3}-V_{4}\right)^{\prime}$ | 8841 | 2346 | $\mathrm{V}_{611}$ | $\mathrm{V}_{6}+\left(\mathrm{V}_{5}-\mathrm{V}_{6}\right)^{\mathrm{x}}$ | 1462 / | 2346 |
| 3EH | $\mathrm{V}_{6}{ }^{\prime}$ | $V_{4}+\left(V_{3}-V_{4}\right)^{\prime}$ | 5441 | 2346 | $\mathrm{V}_{6} \mathrm{~V}^{\prime \prime}$ | $\mathrm{V}_{6}+\left(\mathrm{V}_{5}-\mathrm{V}_{6}\right) \mathrm{x}$ | 1802 / | 2346 |
| 3FH | $\mathrm{V}_{63}$ | $V_{4}$ |  |  | $\mathrm{V}_{63 \text { " }}$ | $\mathrm{V}_{5}$ |  |  |

## 6. RELATIONSHIP BETWEEN INPUT DATA AND OUTPUT PIN

Data format: 6 bits $\times 2$ RGBs ( 6 dots)
Input width: 36 bits (2-pixel data)
(1) $R, / L=H$ (right shift)

| Output | $\mathrm{S}_{1}$ | $\mathrm{~S}_{2}$ | $\mathrm{~S}_{3}$ | $\mathrm{~S}_{4}$ | $\ldots$ | $\mathrm{~S}_{419}$ | $\mathrm{~S}_{420}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Data | $\mathrm{D}_{00}$ to $\mathrm{D}_{05}$ | $\mathrm{D}_{10}$ to $\mathrm{D}_{15}$ | $\mathrm{D}_{20}$ to $\mathrm{D}_{25}$ | $\mathrm{D}_{30}$ to $\mathrm{D}_{35}$ | $\ldots$ | $\mathrm{D}_{40}$ to $\mathrm{D}_{45}$ | $\mathrm{D}_{50}$ to $\mathrm{D}_{55}$ |

(2) $R, / L=L$ (left shift)

| Output | $\mathrm{S}_{1}$ | $\mathrm{~S}_{2}$ | $\mathrm{~S}_{3}$ | $\mathrm{~S}_{4}$ | $\ldots$ | $\mathrm{~S}_{419}$ | $\mathrm{~S}_{420}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Data | $\mathrm{D}_{00}$ to $\mathrm{D}_{05}$ | $\mathrm{D}_{10}$ to $\mathrm{D}_{15}$ | $\mathrm{D}_{20}$ to $\mathrm{D}_{25}$ | $\mathrm{D}_{30}$ to $\mathrm{D}_{35}$ | $\ldots$ | $\mathrm{D}_{40}$ to $\mathrm{D}_{45}$ | $\mathrm{D}_{50}$ to $\mathrm{D}_{55}$ |


| POL | $\mathrm{S}_{2 n-1}$ Note | $\mathrm{S}_{2 n}$ Note |
| :---: | :---: | :---: |
| L | $\mathrm{V}_{0}$ to $\mathrm{V}_{4}$ | $\mathrm{~V}_{5}$ to $\mathrm{V}_{9}$ |
| H | $\mathrm{V}_{5}$ to $\mathrm{V}_{9}$ | $\mathrm{~V}_{0}$ to $\mathrm{V}_{4}$ |

Note $\mathrm{S}_{2 n-1}$ (odd output), $\mathrm{S}_{2 n}$ (even output)

## 7. RELATIONSHIP BETWEEN STB, POL AND OUTPUT WAVEFORM

The output voltage is written to the LCD panel synchronized with the STB falling edge.


Remark Hi-Z: High impedance

## 8. RELATIONSHIP BETWEEN STB, CLK AND OUTPUT WAVEFORM

The output voltage is written to the LCD panel synchronized with the STB falling edge.

Figure 8-1. Output Circuit Block Diagram


Figure 8-2. Output Circuit Timing Waveform


Remarks 1. $\mathrm{STB}=\mathrm{L}: \mathrm{SW} 1=\mathrm{ON}, \mathrm{STB}=\mathrm{H}: \mathrm{SW} 1=\mathrm{OFF}$
2. $\mathrm{STB}=\mathrm{H}$ is acknowledged at timing [1] .
3. The display data latch is completed at timing [2] and the input voltage (Vamp(IN): gray-scale level voltage) of the output amplifier changes.

## 9. CURRENT CONSUMPTION CONTROL FUNCTION

The $\mu$ PD160062 has a power control function which can switch the bias current of the output amplifier between four levels and a bias control function (Bcont) which can be used to finely control the bias current.

## < Power control function (LPC, HPC) >

The bias current of the output amplifier can be switched between four levels using LPC (Low Power Control) pins and HPC (High Power Control) pins (show in below table).

| Power Mode | LPC | HPC |
| :--- | :---: | :---: |
| High | L | L |
| Middle | H or open | L |
| Normal | L | H or open |
| Low | H or open | H or open |

Following graph shows the relationship between each power modes and bias current.


Remark This relationship is founded on results of simulation and don't assuring a characteristics of this product.

## < Bias Current Control Function (Bcont) >

It is possible to fine-control the current consumption by using the bias current control function (Bcont pin). When using this function, connect this pin to the stabilized ground potential (Vss2) via an external resistor (Rext). When not using this function, leave this pin open.

Figure 9-1. Bias Current Control Function (Bcont)


Refer to the table below for the percentage of current regulation when using the bias current control function.

Table 9-1. Current Consumption Regulation Percentage Compared to Normal Mode (VDD1 = 3.3 V, VDd2 = 8.7 V)

| Rext (k $\Omega)$ | Current Consumption Regulation Percentage (\%) |  |
| :---: | :---: | :---: |
|  | LPC $=\mathrm{L}$ | LPC = H/open |
| $\infty$ (Open) | 100 | 65 |
| 50 | 110 | 70 |
| 20 | 115 | 80 |
| 10 | 120 | 85 |

Remark The above current consumption regulation percentages are founded on results of simulation and don't assuring a characteristics of this product.

Caution Because the power and bias-current control functions control the bias current in the output amplifier and regulate the over-all current consumption of the driver IC, when this occurs, the characteristics of the output amplifier will simultaneously change. Therefore, when using these functions, be sure to sufficiently evaluate the picture quality.

## 10. ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings $\left(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V} \mathrm{ss} 1=\mathrm{Vss} 2=0 \mathrm{~V}\right)$

| Parameter | Rating | Unit |  |
| :--- | :--- | :--- | :---: |
| Logic Part Supply Voltage | $\mathrm{V}_{\mathrm{DD} 1}$ | -0.5 to +4.0 | V |
| Driver Part Supply Voltage | $\mathrm{V}_{\mathrm{DD} 2}$ | -0.5 to +10.0 | V |
| Logic Part Input Voltage | $\mathrm{V}_{11}$ | -0.5 to $\mathrm{V}_{\mathrm{DD} 1}+0.5$ | V |
| Driver Part Input Voltage | $\mathrm{V}_{12}$ | -0.5 to $\mathrm{V}_{\mathrm{DD} 2}+0.5$ | V |
| Logic Part Output Voltage | $\mathrm{V}_{\mathrm{O} 1}$ | -0.5 to $\mathrm{V}_{\mathrm{DD} 1}+0.5$ | V |
| Driver Part Output Voltage | $\mathrm{V}_{\mathrm{O} 2}$ | -0.5 to $\mathrm{V}_{\mathrm{DD} 2}+0.5$ | V |
| Operating Ambient Temperature | $\mathrm{T}_{\mathrm{A}}$ | -10 to +75 | $\mathrm{~V}^{2}$ |
| Storage Temperature | $\mathrm{T}_{\text {stg }}$ | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |

Caution Product qualify may suffer if the absolute maximum rating is exceeded even momentarily for any parameter/ That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Recommended Operating Range ( $\mathrm{T}_{\mathrm{A}}=-10$ to $+75^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{ss} 1}=\mathrm{V}_{\mathrm{ss} 2}=\mathbf{0} \mathrm{V}$ )

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| Logic Part Supply Voltage | $\mathrm{V}_{\mathrm{DD} 1}$ |  | 2.3 |  | 3.6 | V |
| Driver Part Supply Voltage | $\mathrm{V}_{\mathrm{DD} 2}$ |  | 8.0 | 8.5 | 9.0 | V |
| High-Level Input Voltage | $\mathrm{V}_{\mathrm{H}}$ |  | $0.7 \mathrm{~V}_{\mathrm{DD} 1}$ |  | $\mathrm{~V}_{\mathrm{DD} 1}$ | V |
| Low-Level Input Voltage | $\mathrm{V}_{\mathrm{IL}}$ |  | 0 |  | $0.3 \mathrm{~V}_{\mathrm{DD} 1}$ | V |
| $\gamma$-corrected Voltage | $\mathrm{V}_{0}$ to $\mathrm{V}_{4}$ |  | $0.5 \mathrm{~V}_{\mathrm{DD} 2}$ |  | $\mathrm{~V}_{\mathrm{DD} 2}-0.1$ | V |
|  | $\mathrm{~V}_{5}$ to $\mathrm{V}_{9}$ |  | $\mathrm{~V}_{\mathrm{SS} 2}+0.1$ |  | $0.5 \mathrm{~V}_{\mathrm{DD} 2}$ | V |
| Driver Part Output Voltage | $\mathrm{V}_{0}$ |  | $\mathrm{~V}_{\mathrm{SS} 2}+0.1$ |  | $\mathrm{~V}_{\mathrm{DDD} 2}-0.1$ | V |
| Maximum Clock Frequency | fcLK | $\mathrm{V}_{\mathrm{DD} 1}=2.3 \mathrm{~V}$ |  |  | 45 | MHz |

Electrical Characteristics ( $\mathrm{T}_{\mathrm{A}}=-10$ to $+75^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{dD} 1}=2.3$ to 3.6 V , $\mathrm{V}_{\mathrm{dD} 2}=8.0$ to 9.0 V , $\mathrm{V}_{\mathrm{ss} 1}=\mathrm{Vss}_{2}=0 \mathrm{~V}$,
unless otherwise specified, power mode = normal, Bcont = open.)

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Leak Current | ILL |  |  |  | $\pm 1.0$ | $\mu \mathrm{A}$ |
| High-Level Output Voltage | Vor | STHR (STHL), $1 \mathrm{loh}=0 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{DD} 1}-0.1$ |  |  | V |
| Low-Level Output Voltage | VoL | $\mathrm{STHR}(\mathrm{STHL}), \mathrm{loL}=0 \mathrm{~mA}$ |  |  | 0.1 | V |
| $\gamma$-corrected Resistance | $\mathrm{R}_{\gamma}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD} 2}=8.5 \mathrm{~V}, \mathrm{~V}_{0} \text { to } \mathrm{V}_{4}=\mathrm{V}_{5} \text { to } \mathrm{V}_{9}= \\ & 4.0 \mathrm{~V} \end{aligned}$ | 5.4 | 10.8 | 21.6 | k $\Omega$ |
| Driver Output Current | Ivor | $\mathrm{V} \times=7.0 \mathrm{~V}$, Vout $=6.5 \mathrm{~V}^{\text {Note }}$ |  |  | -30 | $\mu \mathrm{A}$ |
|  | Ivol | $\mathrm{V} \times 1.0 \mathrm{~V}, \mathrm{~V}_{\text {out }}=1.5 \mathrm{~V}^{\text {Note }}$ | 30 |  |  | $\mu \mathrm{A}$ |
| Output Voltage Deviation | $\Delta \mathrm{V}$ 。 | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{~V} \mathrm{VD1}=3.3 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{DD} 2}=8.5 \mathrm{~V}, \\ & \mathrm{~V} \text { OUT }=2.0 \mathrm{~V}, 4.25 \mathrm{~V}, 6.5 \mathrm{~V} \end{aligned}$ |  | $\pm 7$ | $\pm 20$ | mV |
| Output swing difference deviation | $\Delta \mathrm{V}_{\text {P-P }}$ |  |  | $\pm 2$ | $\pm 15$ | mV |
| Logic Part Dynamic Current Consumption | IdD1 | VDD1 |  | 1.0 | 6.5 | mA |
| Driver Part Dynamic Current Consumption | IDD2 | V ${ }_{\text {DD2 }}$, with no load |  | 3.0 | 6.5 | mA |

Note $V x$ refers to the output voltage of analog output pins $S_{1}$ to $S_{420}$. Vout refers to the voltage applied to analog output pins $S_{1}$ to $S_{420}$.

Cautions 1. $\mathrm{fstb}=64 \mathrm{kHz}$, $\mathrm{fcLk}=40 \mathrm{MHz}$
2. The TYP. values refer to an all black or all white input pattern. The MAX. value refers to the measured values in the dot checkerboard input pattern.
3. Refers to the current consumption per driver when cascades are connected under the assumption of SXGA+ single-sided mounting (10 units).

Switching Characteristics $\left(\mathrm{T}_{\mathrm{A}}=-10\right.$ to $+75^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD} 1}=2.3$ to 3.6 V , $\mathrm{V}_{\mathrm{DD} 2}=8.0$ to $9.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{ss} 1}=\mathrm{V}_{\mathrm{ss} 2}=0 \mathrm{~V}$, unless otherwise specified, power mode = normal, Bcont = open.)

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Start Pulse Delay Time | tPLH1 | $\mathrm{CL}=10 \mathrm{pF}$ |  | 10 | 20 | ns |
| Driver Output Delay Time | tPLH2 | $\mathrm{CL}=75 \mathrm{pF}, \mathrm{RL}=5 \mathrm{k} \Omega$ |  | 2.5 | 5 | $\mu \mathrm{s}$ |
|  | tPLH3 |  |  | 5 | 8 | $\mu \mathrm{s}$ |
|  | tPHL2 |  |  | 2.5 | 5 | $\mu \mathrm{s}$ |
|  | tpHL3 |  |  | 5 | 8 | $\mu \mathrm{s}$ |
| Input Capacitance | $\mathrm{Cl}_{11}$ | STHR (STHL) excluded, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | 10 | pF |
|  | $\mathrm{Cl}_{12}$ | STHR (STHL), $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  |  | 10 | pF |

Timing Requirement ( $\mathrm{T}_{\mathrm{A}}=-\mathbf{1 0}$ to $+75^{\circ} \mathrm{C}, \mathrm{VDD1}=2.3$ to $3.6 \mathrm{~V}, \mathrm{Vss} 1=0 \mathrm{~V}, \mathrm{tr}_{\mathrm{t}}=\mathrm{t}_{\mathrm{f}}=\mathbf{5 . 0} \mathrm{ns}$ )

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Clock Pulse Width | PWcık |  | 22 |  |  | ns |
| Clock Pulse High Period | PWCLK(H) |  | 4 |  |  | ns |
| Clock Pulse Low Period | PWCLK(L) |  | 4 |  |  | ns |
| Data Setup Time | tsetup 1 |  | 4 |  |  | ns |
| Data Hold Time | thold 1 |  | 0 |  |  | ns |
| Start Pulse Setup Time | tsetup? |  | 4 |  |  | ns |
| Start Pulse Hold Time | thold 2 |  | 0 |  |  | ns |
| POL21, POL22 Setup Time | tsetup 3 |  | 4 |  |  | ns |
| POL21, POL22 Hold Time | thold3 |  | 0 |  |  | ns |
| STB Pulse Width | PWstb |  | 2 |  |  | CLK |
| Last Data Timing | tıDT |  | 2 |  |  | CLK |
| CLK-STB Time | tclu-StB | CLK $\uparrow \rightarrow$ STB $\uparrow$ | 6 |  |  | ns |
| STB-CLK Time | tste-clk | STB $\uparrow \rightarrow$ CLK $\uparrow$ | 9 |  |  | ns |
| Time Between STB and Start Pulse | tste-sth | $\mathrm{STB} \uparrow \rightarrow \mathrm{STHR}(\mathrm{STHL}) \uparrow$ | 2 |  |  | CLK |
| POL-STB Time | tpoL-stb | POL $\uparrow$ or $\downarrow \rightarrow$ STB $\uparrow$ | -5 |  |  | ns |
| STB-POL Time | tstb-PoL | STB $\downarrow \rightarrow \mathrm{POL} \downarrow$ or $\uparrow$ | 6 |  |  | ns |

Remark Unless otherwise specified, the input level is defined to be $\mathrm{V}_{\mathrm{IH}}=0.7 \mathrm{VDD1}, \mathrm{~V}_{\mathrm{IL}}=0.3 \mathrm{VDD1}$.
$\stackrel{\rightharpoonup}{\sigma}$


## 11. RECOMMENDED MOUNTING CONDITIONS

The following conditions must be met for soldering conditions of the $\mu$ PD160062.
For more details, refer to the Semiconductor Device Mount Manual
(http://www.necel.com/pkg/en/mount/index.html).
Please consult with our sales offices in case other soldering process is used, or in case the soldering is done under different conditions.
$\mu$ PD160062N-×××: TCP (TAB package)

| Mounting Condition | Mounting Method | Condition |
| :---: | :--- | :--- |
| Thermocompression | Soldering | Heating tool 300 to $350^{\circ} \mathrm{C}$, heating for 2 to 3 seconds, pressure 100 g (per <br> solder) |
|  | ACF <br> (Adhesive Conductive <br> Film) | Temporary bonding 70 to $100^{\circ} \mathrm{C}$, pressure 3 to $8 \mathrm{~kg} / \mathrm{cm}^{2}$, time 3 to 5 seconds. <br> (When using the anisotropy conductive film SUMIZAC1003 of Sumitomo 165 to $180^{\circ} \mathrm{C}$, pressure 25 to $45 \mathrm{~kg} / \mathrm{cm}^{2}$, time 30 to 40 seconds. <br> Bakelite, Ltd.) |

Caution To find out the detailed conditions for packaging the ACF part, please contact the ACF manufacturing company. Be sure to avoid using two or more packaging methods at a time.

## NOTES FOR CMOS DEVICES

## (1) PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:
Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.
(2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:
No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to $V_{D D}$ or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

## (3) STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:
Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

Reference Documents<br>NEC Semiconductor Device Reliability/Quality Control System (C10983E)<br>Quality Grades On NEC Semiconductor Devices (C11531E)

- The information in this document is current as of July, 2003. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC Electronics data sheets or data books, etc., for the most up-to-date specifications of NEC Electronics products. Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Electronics. NEC Electronics assumes no responsibility for any errors that may appear in this document.
- NEC Electronics does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC Electronics products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Electronics or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of a customer's equipment shall be done under the full responsibility of the customer. NEC Electronics assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC Electronics endeavors to enhance the quality, reliability and safety of NEC Electronics products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC Electronics products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment and anti-failure features.
- NEC Electronics products are classified into the following three quality grades: "Standard", "Special" and "Specific".
The "Specific" quality grade applies only to NEC Electronics products developed based on a customerdesignated "quality assurance program" for a specific application. The recommended applications of an NEC Electronics product depend on its quality grade, as indicated below. Customers must check the quality grade of each NEC Electronics product before using it in a particular application.
"Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots.
"Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support).
"Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC Electronics products is "Standard" unless otherwise expressly specified in NEC Electronics data sheets or data books, etc. If customers wish to use NEC Electronics products in applications not intended by NEC Electronics, they must contact an NEC Electronics sales representative in advance to determine NEC Electronics' willingness to support a given application.
(Note)
(1) "NEC Electronics" as used in this statement means NEC Electronics Corporation and also includes its majority-owned subsidiaries.
(2) "NEC Electronics products" means any product developed or manufactured by or for NEC Electronics (as defined above).

