

MOS INTEGRATED CIRCUIT μ PD160062

420-OUTPUT TFT-LCD SOURCE DRIVER (COMPATIBLE WITH 64-GRAY SCALE)

DESCRIPTION

The μ PD160062 is a source driver for TFT-LCDs capable of dealing with displays with 64-gray scale. Data input is based on digital input configured as 6 bits by 6 dots (2 pixels), which can realize a full-color display of 260,000 colors by output of 64 values γ -corrected by an internal D/A converter and 5-by-2 external power modules.

Because the output dynamic range is as large as V_{SS2} +0.1 V to V_{DD2} -0.1 V, level inversion operation of the LCD's common electrode is rendered unnecessary. Also, to be able to deal with dot-line inversion, n-line inversion and column line inversion when mounted on a single side, this source driver is equipped with a built-in 6-bit D/A converter circuit whose odd output pins and even output pins respectively output gray scale voltages of differing polarity. Assuring a clock frequency of 45 MHz when driving at 2.3 V, this driver is applicable to SXGA+ standard TFT-LCD panels.

FEATURES

- CMOS level input (2.3 to 3.6 V)
- 420 outputs
- Input of 6 bits (gray scale data) by 6 dots
- Capable of outputting 64 values by means of 5-by-2 external power modules (10 units) and a D/A converter (R-DAC)
- Logic power supply voltage (VDD1): 2.3 to 3.6 V
- Driver power supply voltage (VDD2): 8.0 to 9.0 V
- High-speed data transfer: fclk = 45 MHz (internal data transfer speed when operating at VDD1 = 2.3 V)
- Output dynamic range Vss2 +0.1 V to VDD2 -0.1 V
- Apply for dot-line inversion, n-line inversion and column line inversion
- Output voltage polarity inversion function (POL)
- Input data inversion function (capable of controlling by each input port) (POL21, POL22)
- Current consumption control function (LPC, HPC, Bcont)
- Slim chip

ORDERING INFORMATION


Part Number	Package
и PD160062N-×××	TCP (TAB package)

Remark The TCP's external shape is customized. To order the required shape, please contact one of our sales representatives.

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.


Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.

1. BLOCK DIAGRAM




Remark /xxx indicates active low signal.

2. RELATIONSHIP BETWEEN OUTPUT CIRCUIT AND D/A CONVERTER



3. PIN CONFIGURATION (μ PD160062N-xxx: TCP) (Copper Foil Surface, Face-up)



Remark This figure does not specify the TCP package.



4. PIN FUNCTIONS

(1/2)

Pin Symbol	Pin Name	I/O	Description
S ₁ to S ₄₂₀	Driver	Output	The D/A converted 64-gray-scale analog voltage is output.
Doo to Do5	Display data	Input	The display data is input with a width of 36 bits, viz., the gray scale data (6 bits) by
D ₁₀ to D ₁₅			6 dots (2 pixels).
D ₂₀ to D ₂₅			Dxo: LSB, Dxs: MSB
D ₃₀ to D ₃₅			
D ₄₀ to D ₄₅			
D ₅₀ to D ₅₅			
R,/L	Shift direction	Input	The shift direction control pin of shift register. The shift directions of the shift
	control		registers are as follows.
			R,/L = H (right shift) : STHR input, $S_1 \rightarrow S_{420}$, STHL output
			R,/L = L (left shift) : STHL input, S ₄₂₀ → S ₁ , STHR output
STHR	Right shift start	I/O	These refer to the start pulse I/O pins when driver ICs are connected in cascade.
	pulse		Fetching of display data starts when H is read at the rising edge of CLK.
			R,/L = H (right shift): STHR input, STHL output
STHL	Left shift start	I/O	R,/L = L (left shift) : STHL input, STHR output A H level should be input as the pulse of one cycle of the clock signal.
	pulse		If the start pulse input is more than 2 CLK, the first 1 CLK of the H level input is
			valid.
CLK	Shift clock	Input	Refers to the shift register's shift clock input. The display data is incorporated into
		·	the data register at the rising edge. At the rising edge of the 70th clock after the
			start pulse input, the start pulse output reaches the high level, thus becoming the
			start pulse of the next-level driver. If 72 clock pulses are input after input of the
			start pulse, input of display data is halted automatically. The contents of the shift
			register are cleared at the STB's rising edge.
STB	Latch	Input	The contents of the data register are transferred to the latch circuit at the rising
			edge. And, at the falling edge, the gray scale voltage is supplied to the driver. It is
			necessary to ensure input of one pulse per horizontal period.
POL	Polarity input	Input	POL = L: The S_{2n-1} output uses V_0 to V_4 as the reference supply. The S_{2n} output
			uses V_5 to V_9 as the reference supply.
			POL = H: The S_{2n-1} output uses V_5 to V_9 as the reference supply. The S_{2n} output
			uses V_0 to V_4 as the reference supply. S_{2n-1} indicates the odd output and S_{2n} indicates the even output. Input of the POL
			signal is allowed the setup time (tpol-stb) with respect to STB's rising edge.
POL21,	Data inversion	Input	Data inversion can invert when display data is loaded.
POL22			POL21: Invert/not invert of display data Doo to Dos, D10 to D15, D20 to D25
			POL22: Invert/not invert of display data D ₃₀ to D ₃₅ , D ₄₀ to D ₄₅ , D ₅₀ to D ₅₅
			POL21, POL22 = H: Data inversion loads display data after inverting it.
			POL21, POL22 = L: Data inversion does not invert input data.
LPC	Low power control	Input	Controls the write function of the driver section by digitally controlling the bypass
			current of the output amplifier. Refer to 9. CURRENT CONSUMPTION
HPC	High power control	Input	CONTROL FUNCTION for details.
			This pin is pulled up to the V _{DD1} power supply inside the IC.
Bcont	Bias control	Input	This pin can be used to finely control the bias current inside the output amplifier.
			Refer to 9. CURRENT CONSUMPTION CONTROL FUNCTION for details.
			When this fine-control function is not required, leave this pin open.

(2/2)

Pin Symbol	Pin Name	I/O	Description
V_0 to V_9	γ -corrected power supplies	-	Input the γ -corrected power supplies from outside by using operational amplifier. Make sure to maintain the following relationships. During the gray scale voltage
	Supplies		output, be sure to keep the gray scale level power supply at a constant level.
			$\begin{split} V_{DD2} - 0.1 \ V \ge V_0 > V_1 > V_2 > V_3 > V_4 \ge 0.5 \ V_{DD2} \\ 0.5 \ V_{DD2} \ge V_5 > V_6 > V_7 > V_8 > V_9 \ge V_{SS2} + 0.1 \ V \end{split}$
V_{DD1}	Logic power supply	-	2.3 to 3.6 V
V_{DD2}	Driver power supply	_	8.0 to 9.0 V
V _{SS1}	Logic ground	_	Grounding
V _{SS2}	Driver ground	_	Grounding

- Cautions 1. The power start sequence must be V_{DD1}, logic input, and V_{DD2} & V₀ to V₉ in that order. Reverse this sequence to shut down.
 - 2. To stabilize the supply voltage, please be sure to insert a 0.1 μ F bypass capacitor between V_{DD1} - V_{SS1} and V_{DD2} - V_{SS2} . Furthermore, for increased precision of the D/A converter, insertion of a bypass capacitor of about 0.01 μ F is also recommended between the γ -corrected power supply terminals (V_0 , V_1 , V_2 , ..., V_9) and V_{SS2} .

Data Sheet S16449EJ1V0DS

5. RELATIONSHIP BETWEEN INPUT DATA AND OUTPUT VOLTAGE VALUE

The μ PD160062 incorporates a 6-bit D/A converter whose odd output pins and even output pins output respectively gray scale voltages of differing polarity with respect to the LCD's counter electrode (common electrode) voltage. The D/A converter consists of ladder resistors and switches.

The ladder resistors (r0 to r62) are designed so that the ratio of LCD panel γ -compensated voltages to V₀' to V₆₃' and V₀" to V₆₃" is almost equivalent. For the 2 sets of five γ -compensated power supplies, V₀ to V₄ and V₅ to V₉, respectively, input gray scale voltages of the same polarity with respect to the common voltage. When fine gray scale voltage precision is not necessary, there is no need to connect a voltage follower circuit to the γ -compensated power supplies V₁ to V₃ and V₆ to V₈.

Figure 5–1 shows the relationship between the driving voltages such as liquid-crystal driving voltages V_{DD2} and V_{SS2} , common electrode potential V_{COM} , and γ -corrected voltages V_0 to V_9 and the input data. Be sure to maintain the voltage relationships of

$$V_{DD2} - 0.1 \ V \ge V_0 > V_1 > V_2 > V_3 > V_4 \ge 0.5 \ V_{DD2}$$

 $0.5 \ V_{DD2} \ge V_5 > V_6 > V_7 > V_8 > V_9 \ge V_{SS2} + 0.1 \ V_{DD2}$

Figures 5–2 shows γ -corrected power supply voltage and ladder resistors ratio and figure 5–3 shows the relationship between the input data and the output voltage.





Figure 5–1. Relationship between Input Data and γ -corrected Power Supplies

Figure 5–2. γ -corrected Voltages and Ladder Resistors Ratio



rn	Datio 1	Dotio 2	Value (O)
rn r0	Ratio 1 8.00	Ratio 2 0.0505	Value (Ω) 544
r1	7.50	0.0473	510
r2	7.00	0.0442	476
r3	6.50	0.0410	442
r4	6.00	0.0379	408
r5	5.50	0.0347	374
r6	5.50	0.0347	374
r7	5.00	0.0315	340
r8	5.00	0.0315	340
r9	4.00	0.0252	272
r10	4.00	0.0252	272
r11	3.50	0.0221	238
r12	3.50	0.0221	238
r13	3.50	0.0221	238
r14	3.00 3.00	0.0189	204 204
r15 r16		0.0189	204
r17	3.00	0.0189 0.0158	170
r18	2.50 2.50	0.0158	170
r19	2.50	0.0158	170
r20	2.00	0.0136	136
r21	2.00	0.0126	136
r22	2.00	0.0126	136
r23	1.50	0.0095	102
r24	1.50	0.0095	102
r25	1.50	0.0095	102
r26	1.50	0.0095	102
r27	1.00	0.0063	68
r28	1.00	0.0063	68
r29	1.00	0.0063	68
r30	1.00	0.0063	68
r31	1.00	0.0063	68
r32	1.00	0.0063	68
r33	1.00	0.0063	68
r34	1.00	0.0063	68
r35	1.00	0.0063	68
r36	1.00	0.0063	68
r37	1.00	0.0063	68
r38	1.00	0.0063	68
r39	1.00	0.0063	68
r40 r41	1.00 1.00	0.0063 0.0063	68 68
r42	1.00	0.0063	68
r43	1.00	0.0063	68
r44	1.00	0.0063	68
r45	1.00	0.0063	68
r46	1.00	0.0063	68
r47	1.00	0.0063	68
r48	1.00	0.0063	68
r49	1.00	0.0063	68
r50	1.00	0.0063	68
r51	1.00	0.0063	68
r52	1.00	0.0063	68
r53	1.50	0.0095	102
r54	1.50	0.0095	102
r55	1.50	0.0095	102
r56	2.00	0.0126	136
r57	2.00	0.0126	136
r58	2.50	0.0158	170
r59	2.50	0.0158	170
r60	3.00	0.0189	204
r61	5.00	0.0315 0.0505	340 544
r62 Total	8.00 resistance	U.UOUO	10778
	num resistance	value	68
			00

Remark The resistance ratio1 is a relative ratio in the case of setting the minimum resistance value to 1.

The resistance ratio2 is a relative ratio in the case of setting the total resistance to 1.

Caution There is no connection between V_4 and V_5 terminal in the chip.

Figure 5–3. Relationship between Input Data and Output Voltage (POL21, POL22 = L) (Output Voltage 1) V_{DD2} –0.1 $V \ge V_0 > V_1 > V_2 > V_3 > V_4 \ge 0.5 \ V_{DD2}$ (Output Voltage 2) 0.5 $V_{DD2} \ge V_5 > V_6 > V_7 > V_8 > V_9 \ge V_{SS2}$ +0.1 V

Input Data		Output Vo	ltage 1			Output Vo	ltage 2	
00H	$V_{0'}$	V_0			V _{0"}	V ₉		
01H	V _{1'}	$V_1+(V_0-V_1)\times$	4930 /	5474	V _{1"}	$V_9+(V_8-V_9)\times$	544 /	5474
02H	$V_{2'}$	$V_1+(V_0-V_1)\times$	4420 /	5474	V _{2"}	$V_9+(V_8-V_9)\times$	1054 /	5474
03H	V _{3'}	V ₁ +(V ₀ -V ₁)×	3944 /	5474	V _{3"}	V ₉ +(V ₈ -V ₉)×	1530 /	5474
04H	V _{4'}	V ₁ +(V ₀ -V ₁)×	3502 /	5474	V _{4"}	V ₉ +(V ₈ -V ₉)×	1972 /	5474
05H	V ₂ .	V ₁ +(V ₀ -V ₁)×	3094 /	5474	V ₂ "	V ₉ +(V ₈ -V ₉)×	2380 /	5474
	V _{5'}	+	2720 /		V _{5"}		2754 /	5474
06H		V ₁ +(V ₀ -V ₁)×		5474		V ₉ +(V ₈ -V ₉)×		
07H	V _{7'}	V ₁ +(V ₀ -V ₁)×	2346 /	5474	V _{7"}	V ₉ +(V ₈ -V ₉)×	3128 /	5474
08H	V _{8'}	$V_1+(V_0-V_1)\times$	2006 /	5474	V _{8"}	V ₉ +(V ₈ -V ₉)×	3468 /	5474
09H	V _{g'}	V ₁ +(V ₀ -V ₁)×	1666 /	5474	V _{g"}	V ₉ +(V ₈ -V ₉)×	3808 /	5474
0AH	V _{10'}	$V_1+(V_0-V_1)\times$	1394 /	5474	V _{10"}	V ₉ +(V ₈ -V ₉)×	4080 /	5474
0BH	V _{11'}	$V_1+(V_0-V_1)\times$	1122 /	5474	V _{11"}	V ₉ +(V ₈ -V ₉)×	4352 /	5474
0CH	$V_{12'}$	$V_1+(V_0-V_1)\times$	884 /	5474	V _{12"}	$V_9+(V_8-V_9)\times$	4590 /	5474
0DH	$V_{13'}$	$V_1+(V_0-V_1)\times$	646 /	5474	V _{13"}	$V_9+(V_8-V_9)\times$	4828 /	5474
0EH	V _{14'}	$V_1+(V_0-V_1)\times$	408 /	5474	V _{14"}	$V_9+(V_8-V_9)\times$	5066 /	5474
0FH	V _{15'}	$V_1+(V_0-V_1)\times$	204 /	5474	V _{15"}	V ₉ +(V ₈ -V ₉)×	5270 /	5474
10H	V _{16'}	V ₁		-	V _{16"}	V8		•
11H	V ₁₆	V ₂ +(V ₁ -V ₂)×	1666 /	1870	V _{16"}	V ₈ +(V ₇ -V ₈)×	204 /	1870
12H	V _{17'}	$V_2+(V_1-V_2)\times$	1496 /	1870	V _{17"}	V ₈ +(V ₇ -V ₈)×	374 /	1870
13H	V _{19'}	$V_2+(V_1-V_2)\times$	1326 /	1870	V _{19"}	V ₈ +(V ₇ -V ₈)×	544 /	1870
14H	V _{20'}	V ₂ +(V ₁ -V ₂)×	1156 /	1870	V _{20"}	V ₈ +(V ₇ -V ₈)×	714 /	1870
15H	$V_{21'}$	$V_2+(V_1-V_2)\times$	1020 /	1870	V _{21"}	$V_8+(V_7-V_8)\times$	850 /	1870
16H	$V_{22'}$	$V_2+(V_1-V_2)x$	884 /	1870	V _{22"}	$V_8+(V_7-V_8)\times$	986 /	1870
17H	$V_{23'}$	$V_2+(V_1-V_2)x$	748 /	1870	V _{23"}	$V_8+(V_7-V_8)\times$	1122 /	1870
18H	V _{24'}	$V_2+(V_1-V_2)\times$	646 /	1870	V _{24"}	$V_8+(V_7-V_8)\times$	1224 /	1870
19H	V _{25'}	$V_2+(V_1-V_2)x$	544 /	1870	V _{25"}	V ₈ +(V ₇ -V ₈)×	1326 /	1870
1AH	V _{26'}	V ₂ +(V ₁ -V ₂)×	442 /	1870	V _{26"}	V ₈ +(V ₇ -V ₈)×	1428 /	1870
1BH	V _{27'}	V ₂ +(V ₁ -V ₂)×	340 /	1870	V _{27"}	V ₈ +(V ₇ -V ₈)×	1530 /	1870
1CH	V _{28'}	$V_2+(V_1-V_2)\times$	272 /	1870	V _{28"}	V ₈ +(V ₇ -V ₈)×	1598 /	1870
1DH	V 28'		204 /	1870	V _{28"}	V ₈ +(V ₇ -V ₈)×	1666 /	1870
		V ₂ +(V ₁ -V ₂)×						
1EH	V _{30'}	$V_2+(V_1-V_2)\times$	136 /	1870	V _{30"}	V ₈ +(V ₇ -V ₈)×	1734 /	1870
1FH	V _{31'}	$V_2+(V_1-V_2)x$	68 /	1870	V _{31"}	V ₈ +(V ₇ -V ₈)×	1802 /	1870
20H	$V_{32'}$	V ₂			V _{32"}	V ₇		
21H	$V_{33'}$	$V_3+(V_2-V_3)x$	1020 /	1088	V _{33"}	$V_7+(V_6-V_7)\times$	68 /	1088
22H	V _{34'}	$V_3+(V_2-V_3)x$	952 /	1088	V _{34"}	$V_7+(V_6-V_7)x$	136 /	1088
23H	V _{35'}	$V_3+(V_2-V_3)\times$	884 /	1088	V _{35"}	$V_7+(V_6-V_7)\times$	204 /	1088
24H	V _{36'}	$V_3+(V_2-V_3)\times$	816 /	1088	V _{36"}	$V_7+(V_6-V_7)x$	272 /	1088
25H	V _{37'}	$V_3+(V_2-V_3)x$	748 /	1088	V _{37"}	$V_7+(V_6-V_7)x$	340 /	1088
26H	V _{38'}	V ₃ +(V ₂ -V ₃)×	680 /	1088	V _{38"}	V ₇ +(V ₆ -V ₇)×	408 /	1088
27H	V _{30'}	V ₃ +(V ₂ -V ₃)×	612 /	1088	V _{30"}	V ₇ +(V ₆ -V ₇)×	476 /	1088
28H	V ₃₀	V ₃ +(V ₂ -V ₃)×	544 /	1088	V _{30"}	V ₇ +(V ₆ -V ₇)×	544 /	1088
						(,		
29H	V _{41'}	V ₃ +(V ₂ -V ₃)×	476 /	1088	V _{41"}	V ₇ +(V ₆ -V ₇)×	612 /	1088
2AH	V _{42'}	V ₃ +(V ₂ -V ₃)×	408 /	1088	V _{42"}	V ₇ +(V ₆ -V ₇)×	680 /	1088
2BH	V _{43'}	V ₃ +(V ₂ -V ₃)×	340 /	1088	V _{43"}	V ₇ +(V ₆ -V ₇)×	748 /	1088
2CH	$V_{44'}$	$V_3+(V_2-V_3)x$	272 /	1088	V _{44"}	$V_7+(V_6-V_7)\times$	816 /	1088
2DH		$V_3+(V_2-V_3)x$	204 /	1088		$V_7+(V_6-V_7)\times$	884 /	1088
2EH	$V_{46'}$	$V_3+(V_2-V_3)x$	136 /	1088		$V_7+(V_6-V_7)\times$	952 /	1088
2FH	V _{47'}	$V_3+(V_2-V_3)x$	68 /	1088	V _{47"}	$V_7+(V_6-V_7)x$	1020 /	1088
30H	$V_{48'}$	V_3			V _{48"}	V_6		
31H	V _{49'}	V ₄ +(V ₃ -V ₄)×	2278 /	2346	V _{49"}	V ₆ +(V ₅ -V ₆)×	68 /	2346
32H	V _{50'}	V ₄ +(V ₃ -V ₄)×	2210 /	2346		V ₆ +(V ₅ -V ₆)×	136 /	2346
33H	V ₅₀	V ₄ +(V ₃ -V ₄)×	2142 /	2346		V ₆ +(V ₅ -V ₆)×	204 /	2346
34H								
	V _{52'}	V ₄ +(V ₃ -V ₄)×	2074 /	2346		V ₆ +(V ₅ -V ₆)×	272 /	2346
35H	V _{53'}	V ₄ +(V ₃ -V ₄)×	2006 /	2346		V ₆ +(V ₅ -V ₆)×	340 /	2346
36H	V _{54'}	V ₄ +(V ₃ -V ₄)×	1904 /	2346		V ₆ +(V ₅ -V ₆)×	442 /	2346
37H	V _{55'}	V ₄ +(V ₃ -V ₄)×	1802 /	2346		V ₆ +(V ₅ -V ₆)×	544 /	2346
38H	$V_{56'}$	$V_4+(V_3-V_4)\times$	1700 /	2346		$V_6+(V_5-V_6)\times$	646 /	2346
39H	V _{57'}	$V_4+(V_3-V_4)\times$	1564 /	2346	V _{57"}	$V_6+(V_5-V_6)\times$	782 /	2346
3AH	V _{58'}	$V_4+(V_3-V_4)x$	1428 /	2346	V _{58"}	$V_6+(V_5-V_6)\times$	918 /	2346
3BH	V _{59'}	V ₄ +(V ₃ -V ₄)×	1258 /	2346		V ₆ +(V ₅ -V ₆)×	1088 /	2346
3CH	V _{60'}	V ₄ +(V ₃ -V ₄)×	1088 /	2346		V ₆ +(V ₅ -V ₆)×	1258 /	2346
3DH	V ₆₁	V ₄ +(V ₃ -V ₄)×	884 /	2346		V ₆ +(V ₅ -V ₆)×	1462 /	2346
				2346				2346
3EH	V _{62'}	V ₄ +(V ₃ -V ₄)×	544 /	۷۵40		V ₆ +(V ₅ -V ₆)×	1802 /	Z340
3FH	$V_{63'}$	V_4			$V_{63"}$	V ₅		



6. RELATIONSHIP BETWEEN INPUT DATA AND OUTPUT PIN

Data format: 6 bits \times 2 RGBs (6 dots) Input width: 36 bits (2-pixel data)

(1) R,/L = H (right shift)

Output	S ₁	S ₂	S₃	S ₄	•••	S ₄₁₉	S ₄₂₀
Data	D ₀₀ to D ₀₅	D ₁₀ to D ₁₅	D ₂₀ to D ₂₅	D ₃₀ to D ₃₅	•••	D40 to D45	D ₅₀ to D ₅₅

(2) R,/L = L (left shift)


Output	S ₁	S ₂	S₃	S ₄	•••	S ₄₁₉	S ₄₂₀
Data	D ₀₀ to D ₀₅	D ₁₀ to D ₁₅	D ₂₀ to D ₂₅	D ₃₀ to D ₃₅	•••	D40 to D45	D ₅₀ to D ₅₅

POL	S _{2n-1} Note	S _{2n} Note
L	Vo to V4	V ₅ to V ₉
Н	V ₅ to V ₉	V ₀ to V ₄

Note S_{2n-1} (odd output), S_{2n} (even output)

7. RELATIONSHIP BETWEEN STB, POL AND OUTPUT WAVEFORM

The output voltage is written to the LCD panel synchronized with the STB falling edge.



Remark Hi-Z: High impedance

8. RELATIONSHIP BETWEEN STB, CLK AND OUTPUT WAVEFORM

The output voltage is written to the LCD panel synchronized with the STB falling edge.

Output Amp.


SW1

Sn
(Vx)

Figure 8-1. Output Circuit Block Diagram

Figure 8-2. Output Circuit Timing Waveform

VAMP(IN)



Remarks 1. STB = L: SW1 = ON, STB = H: SW1 = OFF

- 2. STB = H is acknowledged at timing [1].
- **3.** The display data latch is completed at timing [2] and the input voltage (V_{AMP(IN)}: gray-scale level voltage) of the output amplifier changes.

9. CURRENT CONSUMPTION CONTROL FUNCTION


The μ PD160062 has a power control function which can switch the bias current of the output amplifier between four levels and a bias control function (Bcont) which can be used to finely control the bias current.

< Power control function (LPC, HPC) >

The bias current of the output amplifier can be switched between four levels using LPC (Low Power Control) pins and HPC (High Power Control) pins (show in below table).

Power Mode	LPC	HPC
High	L	L
Middle	H or open	L
Normal	L	H or open
Low	H or open	H or open

Following graph shows the relationship between each power modes and bias current.



Remark This relationship is founded on results of simulation and don't assuring a characteristics of this product.

Data Sheet S16449EJ1V0DS

< Bias Current Control Function (Bcont) >

It is possible to fine-control the current consumption by using the bias current control function (Bcont pin). When using this function, connect this pin to the stabilized ground potential (Vss2) via an external resistor (Rext). When not using this function, leave this pin open.

Figure 9-1. Bias Current Control Function (Bcont)

Refer to the table below for the percentage of current regulation when using the bias current control function.

Table 9-1. Current Consumption Regulation Percentage Compared to Normal Mode (VDD1 = 3.3 V, VDD2 = 8.7 V)

D (kO)	Current Consumption Regulation Percentage (%)			
R_{EXT} ($k\Omega$)	LPC = L	LPC = H/open		
∞ (Open)	100	65		
50	110	70		
20	115	80		
10	120	85		

Remark The above current consumption regulation percentages are founded on results of simulation and don't assuring a characteristics of this product.

Caution Because the power and bias-current control functions control the bias current in the output amplifier and regulate the over-all current consumption of the driver IC, when this occurs, the characteristics of the output amplifier will simultaneously change. Therefore, when using these functions, be sure to sufficiently evaluate the picture quality.

10. ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings (TA = 25°C, Vss1 = Vss2 = 0 V)

taconate maximum matings (1 20 0, 100	1002 0 1	ſ
Parameter	Symbol	Rating	Unit
Logic Part Supply Voltage	V _{DD1}	-0.5 to +4.0	V
Driver Part Supply Voltage	V _{DD2}	-0.5 to +10.0	V
Logic Part Input Voltage	VII	-0.5 to V_{DD1} +0.5	V
Driver Part Input Voltage	V _{I2}	-0.5 to $V_{DD2} + 0.5$	V
Logic Part Output Voltage	V 01	-0.5 to V_{DD1} +0.5	V
Driver Part Output Voltage	V 02	-0.5 to V_{DD2} +0.5	V
Operating Ambient Temperature	TA	−10 to +75	°C
Storage Temperature	T _{stg}	-55 to +125	°C

Caution Product qualify may suffer if the absolute maximum rating is exceeded even momentarily for any parameter/ That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Recommended Operating Range ($T_A = -10 \text{ to } +75^{\circ}\text{C}$, $V_{SS1} = V_{SS2} = 0 \text{ V}$)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Logic Part Supply Voltage	V _{DD1}		2.3		3.6	V
Driver Part Supply Voltage	V _{DD2}		8.0	8.5	9.0	V
High-Level Input Voltage	VIH		0.7 V _{DD1}		V _{DD1}	V
Low-Level Input Voltage	VIL		0		0.3 V _{DD1}	V
γ -corrected Voltage	V ₀ to V ₄		0.5 V _{DD2}		V _{DD2} -0.1	V
	V ₅ to V ₉		Vss2 +0.1		0.5 V _{DD2}	V
Driver Part Output Voltage	Vo		Vss2 +0.1		V _{DD2} -0.1	V
Maximum Clock Frequency	fclk	V _{DD1} = 2.3 V			45	MHz

Data Sheet S16449EJ1V0DS

Electrical Characteristics (T_A = -10 to +75°C, V_{DD1} = 2.3 to 3.6 V, V_{DD2} = 8.0 to 9.0 V, V_{SS1} = V_{SS2} = 0 V, unless otherwise specified, power mode = normal, Bcont = open.)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input Leak Current	I⊫				±1.0	μΑ
High-Level Output Voltage	Vон	STHR (STHL), Ioн = 0 mA	V _{DD1} -0.1			٧
Low-Level Output Voltage	VoL	STHR (STHL), lol = 0 mA			0.1	V
γ -corrected Resistance	R_{γ}	$V_{DD2} = 8.5 \text{ V}, V_0 \text{ to } V_4 = V_5 \text{ to } V_9 = 4.0 \text{ V}$	5.4	10.8	21.6	kΩ
Driver Output Current	Іvон	Vx = 7.0 V, Vout = 6.5 V Note			-30	μΑ
·	Ivol	Vx = 1.0 V, Vout = 1.5 V Note	30			μΑ
Output Voltage Deviation	ΔVο	TA = 25°C, V _{DD1} = 3.3 V, V _{DD2} = 8.5 V,		±7	±20	mV
Output swing difference deviation	ΔV _{P−P}	V _{OUT} = 2.0 V, 4.25 V, 6.5 V		±2	±15	mV
Logic Part Dynamic Current Consumption	I _{DD1}	V _{DD1}		1.0	6.5	mA
Driver Part Dynamic Current Consumption	I _{DD2}	V _{DD2} , with no load		3.0	6.5	mA

Note V_X refers to the output voltage of analog output pins S₁ to S₄₂₀. V_{OUT} refers to the voltage applied to analog output pins S₁ to S₄₂₀.

Cautions 1. fstb = 64 kHz, fclk = 40 MHz

- 2. The TYP. values refer to an all black or all white input pattern. The MAX. value refers to the measured values in the dot checkerboard input pattern.
- Refers to the current consumption per driver when cascades are connected under the assumption of SXGA+ single-sided mounting (10 units).

Switching Characteristics (T_A = -10 to +75°C, V_{DD1} = 2.3 to 3.6 V, V_{DD2} = 8.0 to 9.0 V, V_{SS1} = V_{SS2} = 0 V, unless otherwise specified, power mode = normal, Bcont = open.)

uniess otherwise specified, power mode = normal, Bcont = open.)						
Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Start Pulse Delay Time	t _{PLH1}	C _L = 10 pF		10	20	ns
Driver Output Delay Time	t _{PLH2}	$C_L = 75 \text{ pF}, R_L = 5 \text{ k}\Omega$		2.5	5	μs
	t _{PLH3}			5	8	μs
	tPHL2			2.5	5	μs
	t _{PHL3}			5	8	μs
Input Capacitance	Cıı	STHR (STHL) excluded,			10	pF
		T _A = 25°C				
	C ₁₂	STHR (STHL), T _A = 25°C			10	pF

Timing Requirement (TA = -10 to +75°C, VDD1 = 2.3 to 3.6 V, Vss1 = 0 V, tr = tf = 5.0 ns)


Dougna et eu	Coursels at	Conditions	MIN.	TVD	MAN	I India
Parameter	Symbol	Conditions	IVIIIN.	TYP.	MAX.	Unit
Clock Pulse Width	PWclk		22			ns
Clock Pulse High Period	PW _{CLK(H)}		4			ns
Clock Pulse Low Period	PW _{CLK(L)}		4			ns
Data Setup Time	tsetup1		4			ns
Data Hold Time	tHOLD1		0			ns
Start Pulse Setup Time	tsetup2		4			ns
Start Pulse Hold Time	tHOLD2		0			ns
POL21, POL22 Setup Time	tsetup3		4			ns
POL21, POL22 Hold Time	thold3		0			ns
STB Pulse Width	PWstB		2			CLK
Last Data Timing	t ldt		2			CLK
CLK-STB Time	tclk-stb	$CLK \uparrow \rightarrow STB \uparrow$	6			ns
STB-CLK Time	tsтв-ськ	$STB \uparrow \rightarrow CLK \uparrow$	9			ns
Time Between STB and Start Pulse	tsтв-sтн	$STB \uparrow \to STHR(STHL) \uparrow$	2			CLK
POL-STB Time	tPOL-STB	POL \uparrow or $\downarrow \rightarrow$ STB \uparrow	– 5			ns
STB-POL Time	tstb-pol	$STB \downarrow \to POL \downarrow or \uparrow$	6			ns

Remark Unless otherwise specified, the input level is defined to be $V_{IH} = 0.7 \text{ V}_{DD1}$, $V_{IL} = 0.3 \text{ V}_{DD1}$.

Data Sheet S16449EJ1V0DS

Switching characteristics waveform (R,/L = H)

Unless otherwise specified, the input level is defined to be $\ensuremath{\text{V}_{\text{IH}}}$ $= 0.7 \text{ V}_{DD1}, \text{ V}_{IL} = 0.3 \text{ V}_{DD1}.$



11. RECOMMENDED MOUNTING CONDITIONS

The following conditions must be met for soldering conditions of the μ PD160062.

For more details, refer to the Semiconductor Device Mount Manual

(http://www.necel.com/pkg/en/mount/index.html).

Please consult with our sales offices in case other soldering process is used, or in case the soldering is done under different conditions.

 μ PD160062N- $\times\times$: TCP (TAB package)

Mounting Condition	Mounting Method	Condition
Thermocompression	Soldering	Heating tool 300 to 350°C, heating for 2 to 3 seconds, pressure 100g (per solder)
	ACF (Adhesive Conductive Film)	Temporary bonding 70 to 100°C, pressure 3 to 8 kg/cm², time 3 to 5 seconds. Real bonding 165 to 180°C, pressure 25 to 45 kg/cm², time 30 to 40 seconds. (When using the anisotropy conductive film SUMIZAC1003 of Sumitomo Bakelite, Ltd.)

Caution To find out the detailed conditions for packaging the ACF part, please contact the ACF manufacturing company. Be sure to avoid using two or more packaging methods at a time.

Data Sheet S16449EJ1V0DS

NOTES FOR CMOS DEVICES -

1) PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

2 HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

(3) STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.



Reference Documents NEC Semiconductor Device Reliability/Quality Control System (C10983E) Quality Grades On NEC Semiconductor Devices (C11531E)

- The information in this document is current as of July, 2003. The information is subject to change
 without notice. For actual design-in, refer to the latest publications of NEC Electronics data sheets or
 data books, etc., for the most up-to-date specifications of NEC Electronics products. Not all
 products and/or types are available in every country. Please check with an NEC Electronics sales
 representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Electronics. NEC Electronics assumes no responsibility for any errors that may appear in this document.
- NEC Electronics does not assume any liability for infringement of patents, copyrights or other intellectual
 property rights of third parties by or arising from the use of NEC Electronics products listed in this document
 or any other liability arising from the use of such products. No license, express, implied or otherwise, is
 granted under any patents, copyrights or other intellectual property rights of NEC Electronics or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative
 purposes in semiconductor product operation and application examples. The incorporation of these
 circuits, software and information in the design of a customer's equipment shall be done under the full
 responsibility of the customer. NEC Electronics assumes no responsibility for any losses incurred by
 customers or third parties arising from the use of these circuits, software and information.
- While NEC Electronics endeavors to enhance the quality, reliability and safety of NEC Electronics products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC Electronics products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment and anti-failure features.
- NEC Electronics products are classified into the following three quality grades: "Standard", "Special" and
 "Specific".
 - The "Specific" quality grade applies only to NEC Electronics products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of an NEC Electronics product depend on its quality grade, as indicated below. Customers must check the quality grade of each NEC Electronics product before using it in a particular application.
 - "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots.
 - "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support).
 - "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC Electronics products is "Standard" unless otherwise expressly specified in NEC Electronics data sheets or data books, etc. If customers wish to use NEC Electronics products in applications not intended by NEC Electronics, they must contact an NEC Electronics sales representative in advance to determine NEC Electronics' willingness to support a given application.

(Note)

- (1) "NEC Electronics" as used in this statement means NEC Electronics Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC Electronics products" means any product developed or manufactured by or for NEC Electronics (as defined above).