

# 165-Bump BGA Commercial Temp Industrial Temp

# 18Mb Burst of 4 SigmaQuad SRAM

250 MHz–100 MHz 1.8 V V<sub>DD</sub> 1.8 V or 1.5 V I/O

### Features

- Simultaneous Read and Write SigmaQuad<sup>™</sup> Interface
- JEDEC-standard pinout and package
- Dual Double Data Rate interface
- Byte Write controls sampled at data-in time
- Burst of 4 Read and Write
- 1.8 V +150/–100 mV core power supply
- 1.5 V or 1.8 V HSTL Interface
- Pipelined read operation
- Fully coherent read and write pipelines
- ZQ mode pin for programmable output drive strength
- IEEE 1149.1 JTAG-compliant Boundary Scan
- 165-bump, 13 mm x 15 mm, 1 mm bump pitch BGA package
- Pin-compatible with future 36Mb, 72Mb, and 144Mb devices

### SigmaRAM<sup>™</sup> Family Overview

GS8180D18 are built in compliance with the SigmaQuad SRAM pinout standard for Separate I/O synchronous SRAMs. They are 18,874,368-bit (18Mb) SRAMs. These are the first in a family of wide, very low voltage HSTL I/O SRAMs designed to operate at the speeds needed to implement economical high performance networking systems.

SigmaQuad SRAMs are offered in a number of configurations. Some emulate and enhance other synchronous separate I/O SRAMs. A higher performance SDR (Single Data Rate) Burst of 2 version is also offered. The logical differences between the protocols employed by these RAMs hinge mainly on various combinations of address bursting, output data registering, and write cueing. Along with the Common I/O family of SigmaRAMs, the SigmaQuad family of SRAMs allows a user to implement the interface protocol best suited to the task at hand.

# **Clocking and Addressing Schemes**

A Burst of 4 SigmaQuad SRAM is a synchronous device. It employs two input register clock inputs, K and  $\overline{K}$ . K and  $\overline{K}$  are independent single-ended clock inputs, not differential inputs to a single differential clock input buffer. The device also allows the user to manipulate the output register clock inputs quasi independently with the C and  $\overline{C}$  clock inputs. C and  $\overline{C}$  are also independent single-ended clock inputs, not differential inputs. If the C clocks are tied high, the K clocks are routed internally to fire the output registers instead.

Because Separate I/O Burst of 4 RAMs always transfer data in four packets, A0 and A1 are internally set to 0 for the first read or write transfer, and automatically incremented by 1 for the next transfers. Because the LSBs are tied off internally, the address field of a Burst of 4 RAM is always two address pins less than the advertised index depth (e.g., the 1M x 18 has a 256K addressable index).

### **Parameter Synopsis**

	-250	-200	-167	-133	-100
tKHKH	4.0 ns	5.0 ns	6.0 ns	7.5 ns	10 ns
tKHQV	2.1 ns	2.3 ns	2.5 ns	3.0 ns	3.0 ns



	1	2	3	4	5	6	7	8	9	10	11
A	NC	MCL/SA (144Mb)	NC/SA (36Mb)	W	BW1	ĸ	NC	R	SA	MCL/SA (72Mb)	NC
В	NC	Q9	D9	SA	NC	К	BW0	SA	NC	NC	Q8
С	NC	NC	D10	V <sub>SS</sub>	SA	NC	SA	V <sub>SS</sub>	NC	Q7	D8
D	NC	D11	Q10	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	NC	NC	D7
Е	NC	NC	Q11	$V_{DDQ}$	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	$V_{DDQ}$	NC	D6	Q6
F	NC	Q12	D12	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	$V_{DDQ}$	NC	NC	Q5
G	NC	D13	Q13	$V_{DDQ}$	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	$V_{DDQ}$	NC	NC	D5
Н	NC	V <sub>REF</sub>	$V_{DDQ}$	$V_{DDQ}$	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	$V_{DDQ}$	$V_{DDQ}$	V <sub>REF</sub>	ZQ
J	NC	NC	D14	$V_{DDQ}$	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	$V_{DDQ}$	NC	Q4	D4
к	NC	NC	Q14	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	$V_{DDQ}$	NC	D3	Q3
L	NC	Q15	D15	V <sub>DDQ</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DDQ</sub>	NC	NC	Q2
М	NC	NC	D16	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	NC	Q1	D2
N	NC	D17	Q16	V <sub>SS</sub>	SA	SA	SA	V <sub>SS</sub>	NC	NC	D1
Ρ	NC	NC	Q17	SA	SA	С	SA	SA	NC	D0	Q0
R	TDO	ТСК	SA	SA	SA	C	SA	SA	SA	TMS	TDI

1M x 18 SigmaQuad SRAM—Top View (Package D)

11 x 15 Bump BGA-13 x 15 mm2 Body-1 mm Bump Pitch

### Notes:

1. Expansion addresses: A3 for 36Mb, A10 for 72Mb, A2 for 144Mb

2. BW0 controls writes to D0:D8. BW1 controls writes to D9:D17.

3. MCL = Must Connect Low

4. It is recommended that H1 be tied low for compatibility with future devices.



### **Pin Description Table**

Symbol	Description	Туре	Comments
SA	Synchronous Address Inputs	Input	—
NC	No Connect	—	—
R	Synchronous Read	Input	Active Low
W	Synchronous Write	Input	Active Low
BW0–BW1	Synchronous Byte Writes	Input	Active Low
K	Input Clock	Input	Active High
K	Input Clock	Input	Active Low
С	Output Clock	Input	Active High
C	Output Clock	Input	Active Low
TMS	Test Mode Select	Input	_
TDI	Test Data Input	Input	_
ТСК	Test Clock Input	Input	_
TDO	Test Data Output	Output	_
V <sub>REF</sub>	HSTL Input Reference Voltage	Input	—
ZQ	Output Impedance Matching Input	Input	_
MCL	Must Connect Low	_	_
D0-D17	Synchronous Data Inputs	Input	_
Q0–Q17	Synchronous Data Outputs	Output	_
V <sub>DD</sub>	Power Supply	Supply	1.8 V Nominal
V <sub>DDQ</sub>	Isolated Output Buffer Supply	Supply	1.8 or 1.5 V Nominal
V <sub>SS</sub>	Power Supply: Ground	Supply	_

### Note:

NC = Not Connected to die or any other pin

### Background

Separate I/O SRAMs, from a system architecture point of view, are attractive in applications where alternating reads and writes are needed. Therefore, the SigmaQuad SRAM interface and truth table are optimized for alternating reads and writes. Separate I/O SRAMs are unpopular in applications where multiple reads or multiple writes are needed because burst read or write transfers from Separate I/O SRAMs can cut the RAM's bandwidth in half.

A SigmaQuad SRAM can begin an alternating sequence of reads and writes with either a read or a write. In order for any separate I/O SRAM that shares a common address between its two ports to keep both ports running all the time, the RAM must implement some sort of burst transfer protocol. The burst must be at least long enough to cover the time the opposite port is receiving instructions on what to do next. The rate at which a RAM can accept a new random address is the most fundamental performance metric for the RAM. Each of the three SigmaQuad SRAMs support similar address rates because random address rate is determined by the internal performance of the RAM and they are all based on the same internal circuits. Differences between the truth tables of the different SigmaQuad SRAMs, or any other Separate I/O SRAMs, follow from differences in how the RAM's



interface is contrived to interact with the rest of the system. Each mode of operation has its own advantages and disadvantages. The user should consider the nature of the work to be done by the RAM to evaluate which version is best suited to the application at hand.

### **Alternating Read-Write Operations**


SigmaQuad SRAMs follow a few simple rules of operation.

- Read or Write commands issued on one port are never allowed to interrupt an operation in progress on the other port.
- Read or Write data transfers in progress may not be interrupted and re-started.
- $\overline{R}$  and  $\overline{W}$  high always deselects the RAM.
- All address, data, and control inputs are sampled on clock edges.

In order to enforce these rules, each RAM combines present state information with command inputs. See the Truth Table for details.

### Burst of 4 SigmaQuad SRAM DDR Read


The status of the Address Input,  $\overline{W}$ , and  $\overline{R}$  pins are sampled at each rising edge of K.  $\overline{W}$  and  $\overline{R}$  high causes chip disable. A low on the Read Enable-bar pin,  $\overline{R}$ , begins a read cycle.  $\overline{R}$  is always ignored if the previous command loaded was a read command. The four resulting data output transfers begin after the next rising edge of the K clock. Data is clocked out by the next rising edge of the C, the rising edge of  $\overline{C}$  after that, the next rising edge of C, and finally by the next rising edge of  $\overline{C}$ .





### Burst of 4 SigmaQuad SRAM DDR Write

The status of the Address Input,  $\overline{W}$ , and  $\overline{R}$  pins are sampled at each rising edge of K.  $\overline{W}$  and  $\overline{R}$  high causes chip disable. A low on the Write Enable-bar pin,  $\overline{W}$ , and a high on the Read Enable-bar pin,  $\overline{R}$ , begins a write cycle.  $\overline{W}$  is always ignored if the previous command was a write command. Data is clocked in by the next rising edge of K, the rising edge of  $\overline{K}$  after that, the next rising edge of K, and finally by the next rising edge of  $\overline{K}$ .



### **Special Functions**

### **Byte Write Control**

Byte Write Enable pins are sampled at the same time that Data In is sampled. A high on the Byte Write Enable pin associated with a particular byte (e.g.,  $\overline{BW0}$  controls D0–D8 inputs) will inhibit the storage of that particular byte, leaving whatever data may be stored at the current address at that byte location undisturbed. Any or all of the Byte Write Enable pins may be driven high or low during the data in sample times in a write sequence.

Each write enable command and write address loaded into the RAM provides the base address for a 4 beat data transfer. The x18 version of the RAM, for example, may write 72 bits in association with each address loaded. Any 9-bit byte may be masked in any write sequence.



Data In Sample Time	BW0	BW1	D0–D8	D9–D17
Beat 1	0	1	Data In	Don't Care
Beat 2	1	0	Don't Care	Data In
Beat 3	0	0	Data In	Data In
Beat 4	1	0	Don't Care	Data In

### Example x18 RAM Write Sequence using Byte Write Enables

### **Resulting Write Operation**


Beat 1	Beat 1	Beat 2	Beat 2	Beat 3	Beat 3	Beat 4	Beat 4
D0–D8	D9–D17	D0–D8	D9–D17	D0–D8	D9–D17	D0–D8	D9–D17
Written	Unchanged	Unchanged	Written	Written	Written	Unchanged	Written

### **Output Register Control**


SigmaQuad SRAMs offer two mechanisms for controlling the output data registers. Typically, control is handled by the Output Register Clock inputs, C and  $\overline{C}$ . The Output Register Clock inputs can be used to make small phase adjustments in the firing of the output registers by allowing the user to delay driving data out as much as a few nanoseconds beyond the next rising edges of the K and  $\overline{K}$  clocks. If the C and  $\overline{C}$  clock inputs are tied high, the RAM reverts to K and  $\overline{K}$  control of the outputs, allowing the RAM to function as a conventional pipelined read SRAM.



**Example Four Bank Depth Expansion Schematic** 



Note: For simplicity  $\overline{\text{BWn}}$ ,  $\overline{\text{K}}$ , and  $\overline{\text{C}}$  are not shown.







### FLXDrive-II Output Driver Impedance Control

HSTL I/O SigmaQuad SRAMs are supplied with programmable impedance output drivers. The ZQ pin must be connected to  $V_{SS}$  via an external resistor, RQ, to allow the SRAM to monitor and adjust its output driver impedance. The value of RQ must be 5X the value of the intended line impedance driven by the SRAM. The allowable range of RQ to guarantee impedance matching with a vendor-specified tolerance is between 150 $\Omega$  and 300 $\Omega$ . Periodic readjustment of the output driver impedance is necessary as the impedance is affected by drifts in supply voltage and temperature. A clock cycle counter periodically triggers an impedance evaluation, resets and counts again. Each impedance evaluation may move the output driver impedance level one step at a time towards the optimum level. The output driver is implemented with discrete binary weighted impedance steps. The SRAM requires 32K start-up cycles, selected or deselected, after  $V_{DD}$  reaches its operating range to reach its programmed output driver impedance.

Α	R	w	Previous Operation	Current Operation	D	D	D	D	Q	Q	Q	Q
K↑ (t <sub>n</sub> )	K↑ (t <sub>n</sub> )	K↑ (t <sub>n</sub> )	K ↑ (t <sub>n-1</sub> )	K↑ (t <sub>n</sub> )	K ↑ (t <sub>n+1</sub> )	⊼↑ (t <sub>n+1½</sub> )	K ↑ (t <sub>n+2</sub> )	⊼↑ (t <sub>n+2½</sub> )	K ↑ (t <sub>n+1</sub> )	⊼↑ (t <sub>n+1½</sub> )	К↑ (t <sub>n+2</sub> )	⊼↑ (t <sub>n+2½</sub> )
Х	1	1	Deselect	Deselect	Х	Х	_	_	Hi-Z	Hi-Z	_	—
Х	1	Х	Write	Deselect	D2	D3	_	_	Hi-Z	Hi-Z	_	_
Х	Х	1	Read	Deselect	Х	Х	_	_	Q2	Q3	_	_
V	1	0	Deselect	Write	D0	D1	D2	D3	Hi-Z	Hi-Z	_	—
V	0	Х	Deselect	Read	Х	Х	_	_	Q0	Q1	Q2	Q3
V	Х	0	Read	Write	D0	D1	D2	D3	Q2	Q3	_	—
V	0	Х	Write	Read	D2	D3	-	—	Q0	Q1	Q2	Q3

### Separate I/O Burst of 4 SigmaQuad SRAM Truth Table

Notes:

1. "1" = input "high"; "0" = input "low"; "V" = input "valid"; "X" = input "don't care"

2. "--" indicates that the input requirement or output state is determined by the next operation.

3. Q0, Q1, Q2, and Q3 indicate the first, second, third, and fourth pieces of output data transferred during Read operations.

4. D0, D1, D2, and D3 indicate the first, second, third, and fourth pieces of input data transferred during Write operations.

5. Qs are tristated for one cycle in response to Deselect and Write commands, one cycle after the command is sampled, except when preceded by a Read command.

6. Users should not clock in metastable addresses.



# Byte Write Clock Truth Table

BW	BW	BW	BW	Current Operation	D	D	D	D
К ↑ (t <sub>n+1</sub> )	⊼↑ (t <sub>n+1½</sub> )	K ↑ (t <sub>n+2</sub> )	<b>κ</b> ↑ (t <sub>n+2½</sub> )	К ↑ (t <sub>n</sub> )	К ↑ (t <sub>n+1</sub> )	⊼↑ (t <sub>n+1½</sub> )	К ↑ (t <sub>n+2</sub> )	⊼ ↑ (t <sub>n+2½</sub> )
Т	Т	Т	Т	Write Dx stored if $\overline{\text{BWn}}$ = 0 in all four data transfers	D0	D2	D3	D4
Т	F	F	F	Write Dx stored if $\overline{\text{BWn}}$ = 0 in 1st data transfer only	D0	Х	х	Х
F	Т	F	F	Write Dx stored if $\overline{\text{BWn}}$ = 0 in 2nd data transfer only	Х	D1	х	Х
F	F	Т	F	Write Dx stored if $\overline{\text{BWn}}$ = 0 in 3rd data transfer only	Х	Х	D2	Х
F	F	F	Т	Write Dx stored if $\overline{\text{BWn}}$ = 0 in 4th data transfer only	Х	Х	х	D3
F	F	F	F	Write Abort No Dx stored in any of the four data transfers	Х	Х	Х	Х

#### Notes:


"1" = input "high"; "0" = input "low"; "X" = input "don't care"; "T" = input "true"; "F" = input "false".
If one or more BWn = 0, then BW = "T", else BW = "F".

# x18 Byte Write Enable (BWn) Truth Table

BW0	BW1	D0D8	D9–D17
1	1	Don't Care	Don't Care
0	1	Data In	Don't Care
1	0	Don't Care	Data In
0	0	Data In	Data In



State Diagram



### Notes:

- 1. Internal burst counter is fixed as 2-bit linear (i.e., when first address is A0+), next internal burst address is A0+1.
- 2. "READ" refers to read active status with  $\overline{R}$  = Low, "READ" refers to read inactive status with  $\overline{R}$  = High. The same is true for "WRITE" and "WRITE".
- 3. Read and write state machine can be active simultaneously.
- 4. State machine control timing sequence is controlled by K.
- 5. R Count is the read counter; Burst of 4 must complete 2 DDR reads.
- 6. W Count is the write counter; Burst of 4 must complete 2 DDR writes.



### **Absolute Maximum Ratings**

(All voltages reference to  $V_{SS}$ )

Symbol	Description	Value	Unit
V <sub>DD</sub>	Voltage on V <sub>DD</sub> Pins	-0.5 to 2.9	V
V <sub>DDQ</sub>	Voltage in V <sub>DDQ</sub> Pins	–0.5 to V <sub>DD</sub>	V
V <sub>REF</sub>	Voltage in V <sub>REF</sub> Pins	–0.5 to V <sub>DDQ</sub>	V
V <sub>I/O</sub>	Voltage on I/O Pins	–0.5 to V <sub>DDQ</sub> +0.5 ( $\leq$ 2.9 V max.)	V
V <sub>IN</sub>	Voltage on Other Input Pins	–0.5 to V <sub>DDQ</sub> +0.5 ( $\leq$ 2.9 V max.)	V
I <sub>IN</sub>	Input Current on Any Pin	+/-100	mA dc
I <sub>OUT</sub>	Output Current on Any I/O Pin	+/-100	mA dc
TJ	Maximum Junction Temperature	125	°C
T <sub>STG</sub>	Storage Temperature	–55 to 125	°C

#### Note:

Permanent damage to the device may occur if the Absolute Maximum Ratings are exceeded. Operation should be restricted to Recommended Operating Conditions. Exposure to conditions exceeding the Recommended Operating Conditions, for an extended period of time, may affect reliability of this component.

### **Recommended Operating Conditions**

### **Power Supplies**

Parameter	Symbol	Min.	Тур.	Max.	Unit	Notes
Supply Voltage	V <sub>DD</sub>	1.7	1.8	1.95	V	
1.8 V I/O Supply Voltage	V <sub>DDQ</sub>	1.7	1.8	1.95	V	1
1.5 V I/O Supply Voltage	V <sub>DDQ</sub>	1.4	1.5	1.6	V	1
Ambient Temperature (Commercial Range Versions)	T <sub>A</sub>	0	25	70	°C	2
Ambient Temperature (Industrial Range Versions)	T <sub>A</sub>	-40	25	85	°C	2

#### Notes:

1. Unless otherwise noted, all performance specifications quoted are evaluated for worst case at both  $1.4 \text{ V} \le \text{V}_{\text{DDQ}} \le 1.6 \text{ V}$  (i.e., 1.5 V I/O) and  $1.7 \text{ V} \le \text{V}_{\text{DDQ}} \le 1.95 \text{ V}$  (i.e., 1.8 V I/O) and quoted at whichever condition is worst case.

- The power supplies need to be powered up simultaneously or in the following sequence: V<sub>DD</sub>, V<sub>DDQ</sub>, V<sub>REF</sub>, followed by signal inputs. The power down sequence must be the reverse. V<sub>DDQ</sub> must not exceed V<sub>DD</sub>.
- 3. Most speed grades and configurations of this device are offered in both Commercial and Industrial Temperature ranges. The part number of Industrial Temperature Range versions end the character "I". Unless otherwise noted, all performance specifications quoted are evaluated for worst case in the temperature range marked on the device.



### HSTL I/O DC Input Characteristics

Parameter	Symbol	Min	Мах	Units	Notes
DC Input Logic High	V <sub>IH</sub> (dc)	V <sub>REF</sub> + 200		mV	1
DC Input Logic Low	V <sub>IL</sub> (dc)		V <sub>REF</sub> – 200	mV	1
V <sub>REF</sub> DC Voltage	V <sub>REF</sub> (dc)	V <sub>DDQ</sub> (min)/2	V <sub>DDQ</sub> (max)/2	V	1

Note:

Compatible with both 1.8 V and 1.5 V I/O drivers

### HSTL I/O AC Input Characteristics

Parameter	Symbol	Min	Max	Units	Notes
AC Input Logic High	V <sub>IH</sub> (ac)	V <sub>REF</sub> + 400		mV	3,4
AC Input Logic Low	V <sub>IL</sub> (ac)		V <sub>REF</sub> – 400	mV	3,4
V <sub>REF</sub> Peak to Peak AC Voltage	V <sub>REF</sub> (ac)		5% V <sub>REF</sub> (DC)	mV	1

#### Notes:


1. The peak to peak AC component superimposed on  $V_{REF}$  may not exceed 5% of the DC component of  $V_{REF}$ .

2. To guarantee AC characteristics,  $V_{IH}$ ,  $V_{IL}$ , Trise, and Tfall of inputs and clocks must be within 10% of each other.

3. For devices supplied with HSTL I/O input buffers. Compatible with both 1.8 V and 1.5 V I/O drivers.


4. See AC Input Definition drawing below.

### HSTL I/O AC Input Definitions






### **Undershoot Measurement and Timing**



## **Overshoot Measurement and Timing**



### Capacitance

 $(T_A = 25^{\circ}C, f = 1 \text{ MHz}, V_{DD} = 3.3 \text{ V})$ 

Parameter	Symbol	Test conditions	Тур.	Max.	Unit
Input Capacitance	C <sub>IN</sub>	V <sub>IN</sub> = 0 V	4	5	pF
Output Capacitance	C <sub>OUT</sub>	V <sub>OUT</sub> = 0 V	6	7	pF

#### Note:

This parameter is sample tested.


### **AC Test Conditions**

Parameter	Conditions
Input high level	V <sub>DDQ</sub>
Input low level	0 V
Max. input slew rate	2 V/ns
Input reference level	V <sub>DDQ</sub> /2
Output reference level	V <sub>DDQ</sub> /2

#### Notes:

Test conditions as specified with output loading as shown unless otherwise noted.

### AC Test Load Diagram



 $RQ = 250 \ \Omega \ (HSTL I/O)$  $V_{REF} = 0.75 \ V$ 



### Input and Output Leakage Characteristics

Parameter	Symbol	Test Conditions	Min.	Max	Notes
Input Leakage Current (except mode pins)	Ι <sub>ΙL</sub>	$V_{IN} = 0$ to $V_{DD}$	–2 uA	2 uA	
Output Leakage Current	I <sub>OL</sub>	Output Disable, V <sub>OUT</sub> = 0 to V <sub>DDQ</sub>	-2 uA	2 uA	

### Programmable Impedance HSTL Output Driver DC Electrical Characteristics

Parameter	Symbol	Min.	Max.	Units	Notes
Output High Voltage	V <sub>OH1</sub>	V <sub>DDQ</sub> /2	V <sub>DDQ</sub>	V	1, 3
Output Low Voltage	V <sub>OL1</sub>	Vss	V <sub>DDQ</sub> /2	V	2, 3
Output High Voltage	V <sub>OH2</sub>	V <sub>DDQ</sub> - 0.2	V <sub>DDQ</sub>	V	4, 5
Output Low Voltage	V <sub>OL2</sub>	Vss	0.2	V	4, 6

### Notes:

 $1. ~~I_{OH} = (V_{DDQ}/2) ~/~(RQ/5) ~+ /-~ 15\% ~\textcircled{0} ~~V_{OH} = V_{DDQ}/2 ~(\text{for:}~ 175\Omega \leq RQ \leq 350\Omega).$ 

2.  $I_{OL} = (V_{DDQ}/2) / (RQ/5) + -15\% @ V_{OL} = V_{DDQ}/2$  (for:  $175\Omega \le RQ \le 350\Omega$ ).

3. Parameter tested with RQ =  $250\Omega$  and V<sub>DDQ</sub> = 1.5 V or 1.8 V

4. Minimum Impedance mode, ZQ =  $V_{SS}$ 

- 5. I<sub>OH</sub> = -1.0 mA
- 6. I<sub>OL</sub> = 1.0 mA

			-2	50	-2	00	-1	67	-1	33	-1	00	
Parameter	Org	Symbol	0°C to 70°C	–40°C to +85°C	Test Conditions								
Operating	x18	IDD	TBD	TBD	460 mA	TBD	400 mA	TBD	340 mA	TBD	280 mA	TBD	R and W ≤ V <sub>IL</sub> Max. tKHKH ≥ tKHKH Min.
Current	XIO	IDDQ	TBD	TBD	95 mA	TBD	85 mA	TBD	70 mA	TBD	65 mA	TBD	$\label{eq:VIN} \begin{array}{l} \text{All other inputs} \\ \text{V}_{\text{IN}} \leq \text{V}_{\text{IL}} \text{ Max. or } \text{V}_{\text{IN}} \geq \text{V}_{\text{IH}} \text{ Min.} \end{array}$
Chip		ISB1	TBD	TBD	130 mA	TBD	120 mA	TBD	115 mA	TBD	110 mA	TBD	$\overline{R}$ and $\overline{W} ≥ V_{ H}$ Min. tKHKH ≥ tKHKH Min.
Disable Current	x18	ISBQ1	TBD	TBD	5 mA	TBD	All other inputs $V_{IN} \leq V_{IL} \text{ Max. or } V_{IN} \geq V_{IH} \text{ Min.}$						

### **Operating Currents**

Note:

Power measured with output pins floating.



### **AC Electrical Characteristics**

Devemeter	Symbol	-2	50	-2	00	-1	67	-1	33	-1	00	Units	Notes
Parameter	Symbol	Min	Max	Units	Notes								
K, $\overline{\underline{K}}$ Clock Cycle Time C, C Clock Cycle Time	<sup>t</sup> кнкн t <sub>CHCH</sub>	4.0		5.0	-	6.0	_	7.5	_	10	_	ns	
K, $\overline{K}$ Clock High Pulse Width C, C Clock High Pulse Width	t <sub>KHKL</sub> t <sub>CHCL</sub>	1.5	Ι	1.9	-	2.4	_	3.0	_	3.0	_	ns	
K, $\overline{K}$ Clock Low Pulse Width C, C Clock Low Pulse Width	t <sub>KLKH</sub> t <sub>CLCH</sub>	1.5	Ι	1.9	-	2.4	_	3.0	_	3.0	_	ns	
K Clock High to $\overline{\underline{K}}$ Clock High C Clock High C Clock High to C Clock High	<sup>t</sup> кн <del>к</del> н t <sub>снс</sub> н	1.8		2.2		2.7	_	3.4	_	4.6		ns	4
K Clock High to K Clock High C Clock High to C Clock High	t <sub>Кнкн</sub> t <sub>Снсн</sub>	1.8		2.2		2.7	_	3.4	_	4.6		ns	
K, $\overline{K}$ Clock High to C, $\overline{C}$ Clock High	t <sub>KHCH</sub>	0	1.8	0	2.3	0	2.0	0	2.5	0	3.0	ns	
Address Input Setup Time	t <sub>AVKH</sub>	0.5		0.6		0.7	_	0.8	_	1.0	_	ns	
Address Input Hold Time	t <sub>KHAX</sub>	0.5	-	0.6		0.7	_	0.8	_	1.0	_	ns	
Control Input Setup Time	t <sub>BVKH</sub>	0.5	_	0.6	_	0.7		0.8	_	1.0	_	ns	1
Control Input Hold Time	t <sub>KHBX</sub>	0.5		0.6		0.7	_	0.8	_	1.0	_	ns	1
Data and Byte Write Input Setup Time	t <sub>DVKH</sub>	0.5		0.6		0.7	_	0.8	_	1.0	_	ns	
Data and Byte Write Input Hold Time	t <sub>KHDX</sub>	0.5	_	0.6	_	0.7	—	0.8	—	1.0	—	ns	
K, $\overline{K}$ Clock High to Data Output Valid C, C Clock High to Data Output Valid	t <sub>KHQV</sub> t <sub>CHQV</sub>	_	2.1	_	2.2	_	2.5	_	3.0	_	3.0	ns	
K, $\overline{K}$ Clock High to Data Output Hold C, C Clock High to Data Output Hold	t <sub>KHQX</sub> t <sub>CHQX</sub>	0.5	_	1.0	_	1.2	_	1.2	_	1.2	_	ns	2
K Clock High to Data Output Low-Z C Clock High to Data Output Low-Z	t <sub>KHQX1</sub> t <sub>CHQX1</sub>	0.5	_	1.0		1.2	_	1.2	_	1.2	_	ns	2,3
K Clock High to Data Output High-Z C Clock High to Data Output High-Z	t <sub>KHQZ</sub> t <sub>CHQZ</sub>	0.5	2.1	_	2.2	_	2.5	_	3.0	_	3.0	ns	2,3

#### Notes:

1. These parameters apply to control inputs  $\overline{R}$  and  $\overline{W}$ .


2. These parameters are guaranteed by design and characterization. Not 100% tested.

3. These parameters are measured at ±50mV from steady state voltage.

4.  $t_{KH\overline{K}H}$  Max is specified by  $t_{\overline{K}HKH}$  Min.  $t_{CH\overline{C}H}$  Max is specified by  $t_{\overline{C}HCH}$  Min.




# GS8180D18D-250/200/167/133/100





# GS8180D18D-250/200/167/133/100





### **JTAG Port Operation**

### Overview

The JTAG Port on this RAM operates in a manner that is compliant with IEEE Standard 1149.1-1990, a serial boundary scan interface standard (commonly referred to as JTAG). The JTAG Port input interface levels scale with  $V_{DD}$ . The JTAG output drivers are powered by  $V_{DDO}$ .

#### Disabling the JTAG Port

It is possible to use this device without utilizing the JTAG port. The port is reset at power-up and will remain inactive unless clocked. TCK, TDI, and TMS are designed with internal pull-up circuits. To assure normal operation of the RAM with the JTAG Port unused, TCK, TDI, and TMS may be left floating or tied to either  $V_{DD}$  or  $V_{SS}$ . TDO should be left unconnected.

# **JTAG Port Registers**

### **JTAG Pin Descriptions**

Pin	Pin Name	I/O	Description
ТСК	Test Clock	In	Clocks all TAP events. All inputs are captured on the rising edge of TCK and all outputs propagate from the falling edge of TCK.
TMS	Test Mode Select	In	The TMS input is sampled on the rising edge of TCK. This is the command input for the TAP controller state machine. An undriven TMS input will produce the same result as a logic one input level.
TDI	Test Data In	In	The TDI input is sampled on the rising edge of TCK. This is the input side of the serial registers placed between TDI and TDO. The register placed between TDI and TDO is determined by the state of the TAP Controller state machine and the instruction that is currently loaded in the TAP Instruction Register (refer to the TAP Controller State Diagram). An undriven TDI pin will produce the same result as a logic one input level.
TDO	Test Data Out	Out	Output that is active depending on the state of the TAP state machine. Output changes in response to the falling edge of TCK. This is the output side of the serial registers placed between TDI and TDO.

#### Note:

This device does not have a TRST (TAP Reset) pin. TRST is optional in IEEE 1149.1. The Test-Logic-Reset state is entered while TMS is held high for five rising edges of TCK. The TAP Controller is also reset automaticly at power-up.

### Overview

The various JTAG registers, refered to as Test Access Port or TAP Registers, are selected (one at a time) via the sequences of 1s and 0s applied to TMS as TCK is strobed. Each of the TAP Registers is a serial shift register that captures serial input data on the rising edge of TCK and pushes serial data out on the next falling edge of TCK. When a register is selected, it is placed between the TDI and TDO pins.

#### Instruction Register

The Instruction Register holds the instructions that are executed by the TAP controller when it is moved into the Run, Test/Idle, or the various data register states. Instructions are 3 bits long. The Instruction Register can be loaded when it is placed between the TDI and TDO pins. The Instruction Register is automatically preloaded with the IDCODE instruction at power-up or whenever the controller is placed in Test-Logic-Reset state.

#### **Bypass Register**


The Bypass Register is a single bit register that can be placed between TDI and TDO. It allows serial test data to be passed through the RAM's JTAG Port to another device in the scan chain with as little delay as possible.



#### Boundary Scan Register

The Boundary Scan Register is a collection of flip flops that can be preset by the logic level found on the RAM's input or I/O pins. The flip flops are then daisy chained together so the levels found can be shifted serially out of the JTAG Port's TDO pin. The Boundary Scan Register also includes a number of place holder flip flops (always set to a logic 1). The relationship between the device pins and the bits in the Boundary Scan Register is described in the Scan Order Table following. The Boundary Scan Register, under the control of the TAP Controller, is loaded with the contents of the RAMs I/O ring when the controller is in Capture-DR state and then is placed between the TDI and TDO pins when the controller is moved to Shift-DR state. SAMPLE-Z, SAMPLE/PRELOAD and EXTEST instructions can be used to activate the Boundary Scan Register.

### JTAG TAP Block Diagram



#### Identification (ID) Register

The ID Register is a 32-bit register that is loaded with a device and vendor specific 32-bit code when the controller is put in Capture-DR state with the IDCODE command loaded in the Instruction Register. The code is loaded from a 32-bit on-chip ROM. It describes various attributes of the RAM as indicated below. The register is then placed between the TDI and TDO pins when the controller is moved into Shift-DR state. Bit 0 in the register is the LSB and the first to reach TDO when shifting begins.



# **Tap Controller Instruction Set**

### **ID Register Contents**

		Revi	ie sion de	I						Not	Usec	I			I/O ConfigurationGSI Technology JEDEC Vendor ID Code17161514131211109876543								Presence Register									
Bit #	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2 ′	1	0
x18	Х	Х	Х	Х	0	0	0	Х	1	0	0	1	0	0	0	0	1	0	1	0	0	0	0	1	1	0	1	1	0	0	1	1


#### Overview

There are two classes of instructions defined in the Standard 1149.1-1990; the standard (Public) instructions, and device specific (Private) instructions. Some Public instructions are mandatory for 1149.1 compliance. Optional Public instructions must be implemented in prescribed ways. The TAP on this device may be used to monitor all input and I/O pads, and can be used to load address, data or control signals into the RAM or to preload the I/O buffers.

When the TAP controller is placed in Capture-IR state the two least significant bits of the instruction register are loaded with 01. When the controller is moved to the Shift-IR state the Instruction Register is placed between TDI and TDO. In this state the desired instruction is serially loaded through the TDI input (while the previous contents are shifted out at TDO). For all instructions, the TAP executes newly loaded instructions only when the controller is moved to Update-IR state. The TAP instruction set for this device is listed in the following table.



JTAG Tap Controller State Diagram



#### **Instruction Descriptions**

#### **BYPASS**

When the BYPASS instruction is loaded in the Instruction Register the Bypass Register is placed between TDI and TDO. This occurs when the TAP controller is moved to the Shift-DR state. This allows the board level scan path to be shortened to facilitate testing of other devices in the scan path.

#### SAMPLE/PRELOAD

SAMPLE/PRELOAD is a Standard 1149.1 mandatory public instruction. When the SAMPLE / PRELOAD instruction is loaded in the Instruction Register, moving the TAP controller into the Capture-DR state loads the data in the RAMs input and I/O buffers into the Boundary Scan Register. Boundary Scan Register locations are not associated with an input or I/O pin, and are loaded with the default state identified in the Boundary Scan Chain table at the end of this section of the datasheet. Because the RAM clock is independent from the TAP Clock (TCK) it is possible for the TAP to attempt to capture the I/O ring contents while the input buffers are in transition (i.e. in a metastable state). Although allowing the TAP to sample metastable inputs will not harm the device, repeatable results cannot be expected. RAM input signals must be stabilized for long enough to meet the TAPs input data capture set-up plus hold time (tTS plus tTH). The RAMs clock inputs need not be paused for any other TAP operation except capturing the I/O ring contents into the Boundary Scan Register. Moving the controller to Shift-DR state then places the boundary scan register between the TDI and TDO pins.

#### EXTEST

EXTEST is an IEEE 1149.1 mandatory public instruction. It is to be executed whenever the instruction register is loaded with all logic 0s. The EXTEST command does not block or override the RAM's input pins; therefore, the RAM's internal state is



#### still determined by its input pins.

Typically, the Boundary Scan Register is loaded with the desired pattern of data with the SAMPLE/PRELOAD command. Then the EXTEST command is used to output the Boundary Scan Register's contents, in parallel, on the RAM's data output drivers on the falling edge of TCK when the controller is in the Update-IR state.

Alternately, the Boundary Scan Register may be loaded in parallel using the EXTEST command. When the EXTEST instruction is selected, the sate of all the RAM's input and I/O pins, as well as the default values at Scan Register locations not associated with a pin, are transferred in parallel into the Boundary Scan Register on the rising edge of TCK in the Capture-DR state, the RAM's output pins drive out the value of the Boundary Scan Register location with which each output pin is associated.

### IDCODE

The IDCODE instruction causes the ID ROM to be loaded into the ID register when the controller is in Capture-DR mode and places the ID register between the TDI and TDO pins in Shift-DR mode. The IDCODE instruction is the default instruction loaded in at power up and any time the controller is placed in the Test-Logic-Reset state.

#### SAMPLE-Z

If the SAMPLE-Z instruction is loaded in the instruction register, all RAM outputs are forced to an inactive drive state (high-Z) and the Boundary Scan Register is connected between TDI and TDO when the TAP controller is moved to the Shift-DR state.

#### RFU

These instructions are Reserved for Future Use. In this device they replicate the BYPASS instruction.

Instruction	Code	Description	Notes
EXTEST	000	Places the Boundary Scan Register between TDI and TDO.	1
IDCODE	001	Preloads ID Register and places it between TDI and TDO.	1, 2
SAMPLE-Z	010	Captures I/O ring contents. Places the Boundary Scan Register between TDI and TDO. Forces all RAM output drivers to High-Z.	1
RFU	011	Do not use this instruction; Reserved for Future Use. Replicates BYPASS instruction. Places Bypass Register between TDI and TDO.	1
SAMPLE/ PRELOAD	100	Captures I/O ring contents. Places the Boundary Scan Register between TDI and TDO.	1
GSI	101	GSI private instruction.	1
RFU	110	Do not use this instruction; Reserved for Future Use. Replicates BYPASS instruction. Places Bypass Register between TDI and TDO.	1
BYPASS	111	Places Bypass Register between TDI and TDO.	1

### JTAG TAP Instruction Set Summary

#### Notes:

1. Instruction codes expressed in binary, MSB on left, LSB on right.

2. Default instruction automatically loaded at power-up and in test-logic-reset state.



## JTAG Port Recommended Operating Conditions and DC Characteristics

Parameter	Symbol	Min.	Max.	Unit	Notes
1.8 V Test Port Input High Voltage	V <sub>IHJ</sub>	0.6 * V <sub>DD</sub>	V <sub>DD</sub> +0.3	V	1
1.8 V Test Port Input Low Voltage	V <sub>ILJ</sub>	-0.3	0.3 * V <sub>DD</sub>	V	1
TMS, TCK and TDI Input Leakage Current	I <sub>INHJ</sub>	-300	1	uA	2
TMS, TCK and TDI Input Leakage Current	I <sub>INLJ</sub>	-1	100	uA	3
TDO Output Leakage Current	I <sub>OLJ</sub>	-1	1	uA	4
Test Port Output High Voltage	V <sub>OHJ</sub>	1.7	_	V	5, 6
Test Port Output Low Voltage	V <sub>OLJ</sub>	—	0.4	V	5, 7
Test Port Output CMOS High	V <sub>OHJC</sub>	V <sub>DDQ</sub> – 100 mV	—	V	5, 8
Test Port Output CMOS Low	V <sub>OLJC</sub>	—	100 mV	V	5, 9

#### Notes:

1. Input Under/overshoot voltage must be -1 V > Vi < V<sub>DDn</sub> +1 V not to exceed 2.9 V maximum, with a pulse width not to exceed 20% tTKC.

 $2. \quad V_{ILJ} \leq V_{IN} \leq V_{DDn}$ 

3. 0 V  $\leq$  V  $_{IN}$   $\leq$  V  $_{ILJn}$ 

- 4. Output Disable,  $V_{OUT} = 0$  to  $V_{DDn}$
- 5. The TDO output driver is served by the V<sub>DDQ</sub> supply.
- 6. I<sub>OHJ</sub> = -4 mA
- 7. I<sub>OLJ</sub> = + 4 mA
- 8. I<sub>OHJC</sub> = -100 uA
- 9. I<sub>OHJC</sub> = +100 uA

### **JTAG Port AC Test Conditions**


Parameter	Conditions
Input high level	V <sub>DD</sub> – 0.2 V
Input low level	0.2 V
Input slew rate	1 V/ns
Input reference level	V <sub>DDQ</sub> /2
Output reference level	V <sub>DDQ</sub> /2

#### Notes:

1. Include scope and jig capacitance.

2. Test conditions as shown unless otherwise noted.






\* Distributed Test Jig Capacitance



### **JTAG Port Timing Diagram**




### **JTAG Port AC Electrical Characteristics**

Parameter	Symbol	Min	Max	Unit
TCK Cycle Time	tTKC	50	_	ns
TCK Low to TDO Valid	tTKQ	_	20	ns
TCK High Pulse Width	tTKH	20	_	ns
TCK Low Pulse Width	tTKL	20	_	ns
TDI & TMS Set Up Time	tTS	10	_	ns
TDI & TMS Hold Time	tTH	10	_	ns



# Package Dimensions—165-Bump FPBGA (Package D; Variation 3)





Org	Part Number <sup>1</sup>	Туре	Package	Speed (MHz)	T <sub>A</sub> <sup>3</sup>
1M x 18	GS8180D18D-250	SigmaQuad SRAM	1 mm Pitch, 165-Pin BGA (var. 3)	250	С
1M x 18	GS8180D18D-200	SigmaQuad SRAM	1 mm Pitch, 165-Pin BGA (var. 3)	200	С
1M x 18	GS8180D18D-167	SigmaQuad SRAM	1 mm Pitch, 165-Pin BGA (var. 3)	167	С
1M x 18	GS8180D18D-133	SigmaQuad SRAM	1 mm Pitch, 165-Pin BGA (var. 3)	133	С
1M x 18	GS8180D18D-100	SigmaQuad SRAM	1 mm Pitch, 165-Pin BGA (var. 3)	100	С
1M x 18	GS8180D18D-250I	SigmaQuad SRAM	1 mm Pitch, 165-Pin BGA (var. 3)	250	
1M x 18	GS8180D18D-200I	SigmaQuad SRAM	1 mm Pitch, 165-Pin BGA (var. 3)	200	
1M x 18	GS8180D18D-167I	SigmaQuad SRAM	1 mm Pitch, 165-Pin BGA (var. 3)	167	
1M x 18	GS8180D18D-133I	SigmaQuad SRAM	1 mm Pitch, 165-Pin BGA (var. 3)	133	I
1M x 18	GS8180D18D-100I	SigmaQuad SRAM	1 mm Pitch, 165-Pin BGA (var. 3)	100	

### Notes:

1. Customers requiring delivery in Tape and Reel should add the character "T" to the end of the part number. Example: GS818x18D-200T.

2.  $T_A = C = Commercial Temperature Range. T_A = I = Industrial Temperature Range.$