## Features

- $0.6 \mu \mathrm{~m}$ Drawn Gate Length ( $0.5 \mu \mathrm{~m}$ Leff) Sea-of-Gates Architecture with Triple-level Metal
- 5.0V, 3.3V and 2.0V Operation including Mixed Voltages
- On-chip Phase Locked Loop Available to Synthesize Frequencies up to 150 MHz and Manage Chip-to-Chip Clock Skew
- Compiled (Gate Level) and Embedded (Custom) SRAMs, ROM, and CAMs Available
- PCI, SCSI and High Speed ( 250 MHz ) Buffers Available
- Easy Alternative Sourcing of Existing ASIC, FPGA and PLD Designs
- Design-for-Test Methods, Including JTAG, Serial and Boundary Scan and ATPG
- High Output Drive Capability: Up to 48 mA with Slew Rate Control


## Description

Atmel's next generation ATL60 Series CMOS ASICs are fabricated using a $0.6 \mu \mathrm{~m}$ drawn gate, oxide isolated, triple-level metal process. Extensive cell libraries are available and support the major CAD software tools. As with all Atmel ASIC families, customer involvement and satisfaction is integral to all steps of the design flow. A variety of Design for Testability techniques are supported by the libraries, and a wide range of packaging options are available. The ATLS version utilizes a fine pitch staggered row on bond pads to achieve the smallest die size possible for a given pad count. The ATLS60 is only available in a limited number of PQFP packages.

Table 1. ATL60 Array Organization

| Device <br> Number | Raw <br> Gates | Routable <br> Gates | Max Pin <br> Count | Max I/O <br> Pins | Gate ${ }^{(1)}$ <br> Speed |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ATL60/4 | 4,000 | 3,000 | 44 | 36 | 200 ps |
| ATL60/15 | 15,000 | 10,000 | 68 | 60 | 200 ps |
| ATL60/25 | 25,000 | 16,900 | 84 | 76 | 200 ps |
| ATL60/40 | 38,000 | 25,400 | 100 | 92 | 200 ps |
| ATL60/60 | 58,000 | 34,600 | 120 | 112 | 200 ps |
| ATL60/85 | 86,000 | 51,900 | 144 | 136 | 200 ps |
| ATL60/110 | 110,000 | 65,900 | 160 | 152 | 200 ps |
| ATL60/150 | 149,000 | 89,300 | 184 | 176 | 200 ps |
| ATL60/200 | 195,000 | 116,900 | 208 | 200 | 200 ps |
| ATL60/235 | 232,000 | 139,500 | 226 | 218 | 200 ps |
| ATL60/300 | 301,000 | 181,000 | 256 | 248 | 200 ps |
| ATL60/435 | 430,000 | 260,000 | 304 | 296 | 200 ps |
| ATL60/550 | 545,000 | 288,000 | 340 | 332 | 200 ps |
| ATL60/700 | 693,000 | 363,000 | 380 | 372 | 200 ps |
| ATL60/870 | 870,000 | 456,000 | 424 | 416 | 200 ps |
| ATL60/1100 | $1,119,000$ | 590,000 | 480 | 472 | 200 ps |

Note: 1. Nominal two input NAND gate with a fanout of 2 at 5.0 volts

## ATLS60 Array Organization

| Device <br> Number | Raw <br> Gates | Routable <br> Gates | Max Pin <br> Count | Max I/O <br> Pins | Gate ${ }^{(1)}$ <br> Speed |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ATLS60/80 | 12,500 | 8,000 | 80 | 72 | 200 ps |
| ATLS60/100 | 20,400 | 13,000 | 100 | 92 | 200 ps |
| ATLS60/120 | 30,200 | 17,500 | 120 | 112 | 200 ps |
| ATLS60/144 | 44,600 | 26,000 | 144 | 136 | 200 ps |
| ATLS60/160 | 55,300 | 32,500 | 160 | 152 | 200 ps |
| ATLS60/208 | 96,500 | 57,000 | 208 | 200 | 200 ps |
| ATLS60/225 | 113,500 | 67,500 | 225 | 217 | 200 ps |
| ATLS60/256 | 148,200 | 88,000 | 256 | 248 | 200 ps |

Note:

1. Nominal two-input NAND gate with a fanout of 2 at 5.0 volts

## Design

## Design Systems Supported

Atmel supports the major software systems for design with complete macro cell libraries, as well as utilities for checking the netlist and accurate pre-route delay simulations.

Table 2. Design Systems Supported

| System | Tools | Version |
| :---: | :---: | :---: |
| Cadence ${ }^{\circledR}$ <br> Design <br> Systems, Inc. | Opus ${ }^{\text {TM }}$ - Schematic and Layout NC Verilog ${ }^{\text {TM }}$ - Verilog Simulator Pearl ${ }^{\text {TM }}$ - Static Path Verilog-XL ${ }^{\text {TM }}$ - Verilog Simulator <br> BuildGates ${ }^{\text {TM }}$ - Synthesis (Ambit) | $\begin{aligned} & 4.46 \\ & 3.3-\mathrm{s} 008 \\ & 4.3-\mathrm{s} 095 \\ & 3.3-\mathrm{s} 006 \\ & 4.0-\mathrm{p} 003 \end{aligned}$ |
| Mentor Graphics ${ }^{\circledR}$ | ModelSim ${ }^{\circledR}$ - Verilog and VHDL (VITAL) Simulator Leonardo Spectrum ${ }^{\text {TM }}$ - Logic Synthesis | 5.5e <br> 2001.1d |
| Synopsys ${ }^{\text {™ }}$ | Design Compiler ${ }^{\text {TM }}$ - Synthesis <br> DFT Compiler - 1-Pass Test Synthesis <br> BSD Compiler - Boundary Scan Synthesis <br> TetraMax ${ }^{\circledR}$ - Automatic Test Pattern Generation <br> PrimeTime ${ }^{\mathrm{TM}}$ - Static Path <br> VCS $^{\text {TM }}$ - Verilog Simulator <br> Floorplan Manager ${ }^{\text {TM }}$ | $\begin{aligned} & \text { 01.01-SP1 } \\ & 01.08-\mathrm{SP} 1 \\ & 01.08-\mathrm{SP} 1 \\ & 01.08 \\ & 01.08-\mathrm{SP} 1 \\ & 5.2 \\ & 01.08-\mathrm{SP} 1 \end{aligned}$ |
| Novas <br> Software, Inc. | Debussy ${ }^{\circledR}$ | 5.1 |
| Silicon <br> Perspective ${ }^{\text {TM }}$ | First Encounter ${ }^{\circledR}$ | v2001.2.3 |

Atmel provides three methods for implementing an ASIC design while maintaining the same basic design flow for each method. This flow involves both the customer and Atmel at all critical review and acceptance steps, as shown on the following page. Database Acceptance occurs when Atmel receives and accepts the complete design database.

Upon completion of this critical step, Atmel performs physical place-and-route. Functional and timing simulations are performed, based on the physical design, including the generation of a back annotation report to provide the customer with the most accurate timing information available. Final Design Review is the last step of the design flow prior to generation of masks. After this acceptance step is completed, masks are generated and released, and prototype parts in ceramic packages are delivered.

ASIC Design Flow


Pin Definition Requirements

## Design Options

Logic Synthesis

ASIC Design Translation

FPGA and PLD
Conversions

Within the Physical Design step (i.e., layout), certain restrictions apply during pin definition. The corner pins on each die are reserved and programmable for power and ground only. All other buffer pins are fully programmable as input, output, bidirectional, clock-into-array, power, or ground.

Atmel can accept Register Transfer Level (RTL) designs for VHDL (MIL-STD-454, IEEE STD 1076) or Verilog-HDL format. Atmel fully supports Synopsys for VHDL simulation as well as synthesis. VHDL or Verilog-HDL is Atmel's preferred method of performing an ASIC design.

Atmel has successfully translated dozens of existing designs from most major ASIC vendors into our ASICs. These designs have been optimized for speed and gate count and modified to add logic or memory, or replicated for a pin-for-pin compatible, drop-in replacement.

Atmel has successfully translated existing FPGA/PLD designs from most major vendors into our ASICs. There are four primary reasons to convert from an FPGA/PLD to an ASIC. Conversion of high-volume devices (over 10,000 units) for a single or combined design is cost effective. Performance can often be optimized for speed or power consumption. Several FPGA/PLDs can be combined onto a single chip to minimize cost while reducing on-board space requirements. Finally, in situations where an FPGA/PLD was used for fast cycle time prototyping, an ASIC may provide a lower cost answer for long-term volume production.

ATL60 Series Cell Library

Table 3. Cell Index

| Signal Name | Description | Site Count ${ }^{(1)}$ |
| :---: | :---: | :---: |
| ADD3X | One-bit full adder with buffered outputs | 10 |
| AND2 | 2-input AND | 2 |
| AND2H | 2-input AND - High-drive | 3 |
| AND3 | 3-input AND | 3 |
| AND3H | 3-input AND - High-drive | 4 |
| AND4 | 4-input AND | 3 |
| AND4H | 4-input AND - High-drive | 4 |
| AND5 | 5-input AND | 5 |
| AOI22 | 2-input AND into 2-input NOR | 2 |
| AOI22H | 2-input AND into 2-input NOR - High-drive | 4 |
| AOI222 | Two 2-input ANDs into 2-input NOR | 4 |
| AOI222H | Two 2-input ANDs into 2-input NOR - High-drive | 8 |
| AOI2223 | Three 2-input ANDs into 3-input NOR | 4 |
| AOI2223H | Three 2-input ANDs into 3-input NOR - High-drive | 7 |
| AOI23 | 2-input AND into 3-input NOR | 2 |
| BUF1 | 1x Buffer | 2 |
| BUF2 | 2x Buffer | 2 |
| BUF2T | 2 T Tristate Bus Driver with Active-high Enable | 4 |
| BUF2Z | 2 T Tristate Bus Driver with Active-low Enable | 4 |
| BUF3 | 3x Buffer | 3 |
| BUF4 | 4x Buffer | 3 |
| BUF8 | 8 x Buffer | 5 |
| BUF12 | 12x Buffer | 8 |
| BUF16 | 16x Buffer | 10 |
| CLA7X | 7-input Carry Lookahead | 5 |
| DEC4 | 2:4 Decoder | 7 |
| DEC4N | 2:4 Decoder with Active-low Enable | 9 |

Table 3. Cell Index (Continued)

| Signal Name | Description | Site Count ${ }^{(1)}$ |
| :---: | :---: | :---: |
| DEC8N | 3:8 Decoder with Active-low Enable | 24 |
| DFF | D Flip-flop | 8 |
| DFFBCPX | D Flip-flop with Asynchronous Clear and Preset with Complementary Outputs | 16 |
| DFFBSRX | D Flip-flop with Asynchronous Set and Reset with Complementary Outputs | 16 |
| DFFC | D Flip-flop with Asynchronous Clear | 9 |
| DFFR | D Flip-flop with Asynchronous Reset | 11 |
| DFFS | D Flip-flop with Asynchronous Set | 9 |
| DFFSR | D Flip-flop with Asynchronous Set and Reset | 12 |
| DLY1500 | Delay Buffer 1.5 ns | 6 |
| DLY2000 | Delay Buffer 2.1 ns | 10 |
| DLY6000 | Delay Buffer 6.0 ns | 24 |
| DSS | Set Scan Flip-flop | 11 |
| DSSBCPY | Set Scan Flip-flop with Clear and Preset | 16 |
| DSSBR | Set Scan Flip-flop with Reset | 13 |
| DSSBS | Set Scan Flip-flop with Set | 13 |
| DSSR | Set Scan D Flip-flop with Reset | 13 |
| DSSS | Set Scan D Flip-flop with Set | 12 |
| DSSSR | Set Scan D Flip-flop with Set and Reset | 14 |
| INV1 | 1x Inverter | 1 |
| INV1D | Dual 1x Inverters | 2 |
| INV1Q | Quad 1x Inverters | 4 |
| INV1TQ | Quad Tristate Inverter | 7 |
| INV2 | 2x Inverter | 2 |
| INV2T | 2 T Tristate Inverter with Active-high Enable | 3 |
| INv3h | 3 x Inverter | 2 |
| INV4 | 4x Inverter | 2 |
| INV8 | 8x Inverter | 4 |
| INV10 | 10x Inverter | 8 |
| JKF | JK Flip-flop | 10 |
| JKFBCPX | Clear Preset JK Flip-flop with Asynchronous Clear and Preset and Complementary Outputs | 16 |
| JKFC | JK Flip-flop with Asynchronous Clear | 12 |
| LAT | LATCH | 4 |
| LATBG | LATCH with Complementary Outputs and Inverted Gate Signal | 6 |
| LATBH | LATCH with High-drive Complementary Outputs | 7 |

Table 3. Cell Index (Continued)

| Signal Name | Description | Site Count ${ }^{(1)}$ |
| :---: | :---: | :---: |
| LATR | LATCH with Reset | 4 |
| LATS | LATCH with Set | 6 |
| LATSR | LATCH with Set and Reset | 8 |
| LSCC | Voltage Level Shifter | 4 |
| LSISO | Voltage Level Shifter with Power Supply Isolation Function | 12 |
| MUX2 | 2:1 MUX | 4 |
| MUX2H | 2:1 MUX - High-drive | 5 |
| MUX2I | 2:1 MUX with Inverted Output | 3 |
| MUX2IH | 2:1 MUX with Inverted Output - High-drive | 4 |
| MUX2N | 2:1 MUX with Active-low Enable | 4 |
| MUX2NQ | Quad 2:1 MUX with Active-low Enable | 18 |
| MUX2Q | Quad 2:1 MUX | 14 |
| MUX3I | 3:1 MUX with Inverted Output | 6 |
| MUX3IH | 3:1 MUX with Inverted Output - High-drive | 8 |
| MUX4 | 4:1 MUX | 9 |
| MUX4X | 4:1 MUX with Transmission Gate Data Inputs | 10 |
| MUX4XH | 4:1 MUX with Transmission Gate Data Inputs - High-drive | 10 |
| MUX5H | 5:1 MUX - High-drive | 14 |
| MUX8 | 8:1 MUX | 18 |
| MUX8N | 8:1 MUX with Active-low Enable | 20 |
| MUX8XH | 8:1 MUX with Transmission Gate Data Inputs - High-drive | 18 |
| NAN2 | 2-input NAND | 2 |
| NAN2D | Dual 2-input NAND | 3 |
| NAN2H | 2-input NAND - High-drive | 2 |
| NAN3 | 3-input NAND | 2 |
| NAN3H | 3-input NAND - High-drive | 3 |
| NAN4 | 4-input NAND | 3 |
| NAN4H | 4-input NAND - High-drive | 4 |
| NAN5 | 5-input NAND | 5 |
| NAN5H | 5-input NAND - High-drive | 6 |
| NAN6 | 6-input NAND | 6 |
| NAN6H | 6-input NAND - High-drive | 7 |
| NAN8 | 8-input NAND | 7 |
| NAN8H | 8-input NAND - High-drive | 7 |
| NOR2 | 2-input NOR | 2 |
| NOR2D | Dual 2-input NOR | 3 |

Table 3. Cell Index (Continued)

| Signal Name | Description | Site Count ${ }^{(1)}$ |
| :--- | :--- | :---: |
| NOR2H | 2-input NOR - High-drive | 2 |
| NOR3 | 3-input NOR | 2 |
| NOR3H | 3-input NOR - High-drive | 3 |
| NOR4 | 4-input NOR | 3 |
| NOR4H | 4-input NOR - High-drive | 4 |
| NOR5 | 5-input NOR | 5 |
| NOR8 | 8-input NOR | 7 |
| OAI22 | 2-input OR into 2-input NAND | 2 |
| OIA22H | 2-input OR into 3-input NAND - High-drive | 4 |
| OAI222 | Two 2-input ORs into 2-input NAND | 2 |
| OAI222H | Two 2-input ORs into 2-input NAND - High-drive | 4 |
| OAI22224 | Four 2-input ORs into 4-input NAND | 4 |
| OAI23 | 2-input OR into 3-input NAND | 6 |
| ORR2 | 2-input OR | 3 |
| ORR2H | 2-input OR - High-drive | 2 |
| ORR3 | 3-input OR | 4 |
| ORR3H | 3-input OR - High-drive | 4 |
| ORR4 | 4-input OR | 3 |
| ORR4H | 4-input OR - High-drive | 4 |
| ORR5 | 5-input OR | 4 |
| XNR2 | 2-input Exclusive NOR | 4 |
| XNR2H | 2-input Exclusive NOR - High-drive | 4 |
| XOR2 | 2-input Exclusive OR | 4 |
| XOR2H | 2 -input Exclusive OR - High-drive | 4 |

Note: 1. A single ATL60 routing site contains four transistors, two N -channel and two P -channel, aligned in columns. The number of sites used per gate varies according to the specific isolation and power requirements. Percent utilization varies from $50 \%$ to $70 \%$, with more accurate utilization figures generated by DoubleCheck ${ }^{\text {TM }}$, the netlist checker.

Table 4. CMOS Input Interface Characteristics

| Interface | Logic High | Logic Low | Switchpoint |
| :--- | :--- | :--- | :--- |
| CMOS | 3.5 V Minimum | 1.5 V Maximum | $\mathrm{V}_{\mathrm{DD}} / 2$ Typical |
| TTL | 2.0 V Minimum | 0.8 V Maximum | 1.4 V Typical |

Table 5. Absolute Maximum Ratings ${ }^{(1)}$

| Operating Temperature | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| :--- | :--- |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Voltage on Any Pin with Respect to Ground | -2.0 V to $+7.0 \mathrm{~V}^{(2)}$ |
| Maximum Operating Voltage | 6.0 V |

Notes: 1. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
2. Minimum voltage is -0.6 V DC, which may undershoot to -2.0 V for pulses of less than 20 ns . Maximum output pin voltage is $\mathrm{V}_{\mathrm{DD}}+0.75 \mathrm{~V}$ dc, which may overshoot to +7.0 V for pulses of less than 20 ns .

Table 6. 5.0 -volt DC Characteristics
Applicable over recommended operating range from $\mathrm{T}_{\mathrm{a}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V}$ to 5.5 V (unless otherwise noted)

| Symbol | Parameter | Test Condition | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{IH}}$ | Input Leakage High | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {IL }}$ | Input Leakage Low (no pull-up) 40K pull-up | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{SS}}, \mathrm{~V}_{\mathrm{DD}}=5.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{SS}}, \mathrm{~V}_{\mathrm{DD}}=5.5 \mathrm{~V} \end{aligned}$ | $\begin{gathered} -10 \\ -100 \end{gathered}$ |  | -15 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{0 Z}$ | Output Leakage (no pull-up) | $\begin{aligned} & \mathrm{V}_{\mathbb{I N}}=\mathrm{V}_{\mathrm{DD}} \text { or } \mathrm{V}_{\mathrm{SS}}, \\ & \mathrm{~V}_{\mathrm{DD}}=5.5 \mathrm{~V} \end{aligned}$ | -10 |  | 10 | $\mu \mathrm{A}$ |
| los | Output Short Circuit Current ( $3 x$ buffer) ${ }^{(1)}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=\mathrm{V}_{\mathrm{DD}} \\ & \mathrm{~V}_{\mathrm{DD}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=\mathrm{V}_{\mathrm{SS}} \end{aligned}$ |  | $\begin{gathered} 66 \\ -66 \end{gathered}$ |  | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| $\mathrm{V}_{\text {IL }}$ | TTL Input Low Voltage |  |  |  | 0.8 | V |
| $\mathrm{V}_{\text {IL }}$ | CMOS Input Low Voltage |  |  |  | $0.3 \times \mathrm{V}_{\mathrm{DD}}$ | V |
| $\mathrm{V}_{\mathrm{IH}}$ | TTL Input High Voltage |  | 2.0 |  |  | V |
| $\mathrm{V}_{\mathrm{IH}}$ | CMOS Input High Voltage |  | $0.7 \times V_{D D}$ |  |  | V |
| $\mathrm{V}_{\text {T }}$ | TTL Switching Threshold CMOS Switching Threshold | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C} \\ & \mathrm{~V}_{\mathrm{DD}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{aligned} & 1.4 \\ & 2.4 \end{aligned}$ |  | $\begin{aligned} & \text { V } \\ & \text { V } \end{aligned}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage <br> Output buffer has 12 stages of drive capability with $2 \mathrm{~mA} \mathrm{I}_{\mathrm{OL}}$ per stage | $\begin{aligned} & \mathrm{I}_{\mathrm{OL}}=\text { as rated } \\ & \mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V} \end{aligned}$ |  | 0.2 | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage <br> Output buffer has 12 stages of drive capability with $-2 \mathrm{~mA} \mathrm{I}_{\mathrm{OH}}$ per stage | $\begin{aligned} & \mathrm{l}_{\mathrm{OH}}=\text { as rated } \\ & \mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V} \end{aligned}$ | $0.7 \times \mathrm{V}_{\text {D }}$ | 4.2 |  | V |

Note: 1. This is the specification for the $3 x$ buffer. Output short circuit current for other outputs will scale accordingly. Not more than one output shorted at a time, for a maximum of one second, is allowed.

Table 7. 3.3-volt DC Characteristics
Applicable over recommended operating range from $\mathrm{T}_{\mathrm{a}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to 3.6 V (unless otherwise noted)

| Symbol | Parameter | Test Condition | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{IH}}$ | Input Leakage High | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{DD}}=3.6 \mathrm{~V}$ |  |  | 5 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{LL}}$ | Input Leakage Low (no pull-up) Max R pull-up (U31) | $\begin{aligned} & \mathrm{V}_{I N}=\mathrm{V}_{\mathrm{SS}}, \mathrm{~V}_{\mathrm{DD}}=3.6 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{SS}}, \mathrm{~V}_{\mathrm{DD}}=3.6 \mathrm{~V} \end{aligned}$ | $\begin{gathered} -5 \\ -25 \end{gathered}$ |  | -3 | $\mu \mathrm{A}$ |
| $\mathrm{l}_{\mathrm{Oz}}$ | Output Leakage (no pull-up) | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{DD}}$ or $\mathrm{V}_{\mathrm{SS}}, \mathrm{V}_{\mathrm{DD}}=3.6 \mathrm{~V}$ | -5 |  | 5 | $\mu \mathrm{A}$ |
| l OS | Output Short Circuit Current ( 8 x buffer) ${ }^{(1)}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=\mathrm{V}_{\mathrm{DD}} \\ & \mathrm{~V}_{\mathrm{DD}}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=\mathrm{V}_{\mathrm{SS}} \end{aligned}$ |  | $\begin{gathered} 88 \\ -88 \end{gathered}$ |  | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| $\mathrm{V}_{\text {IL }}$ | CMOS Input Low Voltage |  |  |  | $0.3 \times \mathrm{V}_{\mathrm{DD}}$ | V |
| $\mathrm{V}_{\mathrm{IH}}$ | CMOS Input High Voltage |  | $0.7 \times \mathrm{V}_{\text {D }}$ |  |  | V |
| $\mathrm{V}_{\mathrm{T}}$ | CMOS Switching Threshold | $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ |  | 1.5 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage Output buffer has 12 stages of drive capability with $1 \mathrm{~mA} \mathrm{I}_{\mathrm{OL}}$ per stage. | $\begin{aligned} & \mathrm{l}_{\mathrm{OL}}=\text { as rated } \\ & \mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V} \end{aligned}$ |  |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage <br> Output buffer has 12 stages of drive capability with $-1 \mathrm{~mA} \mathrm{I}_{\mathrm{OH}}$ per stage. | $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}=\text { as rated } \\ & \mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V} \end{aligned}$ | $0.7 \times \mathrm{V}_{\text {D }}$ | 4.2 |  | V |

Table 8. 2.0 -volt DC Characteristics
Applicable over recommended operating range from $\mathrm{T}_{\mathrm{a}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V}$ to 2.2 V (unless otherwise noted)

| Symbol | Parameter | Test Condition | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{H}}$ | Input Leakage High | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{DD}}=2.2 \mathrm{~V}$ |  |  | 5 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {IL }}$ | Input Leakage Low (no pull-up) Max R pull-up (U31) | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{SS}}, \mathrm{~V}_{\mathrm{DD}}=2.2 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{SS}}, \mathrm{~V}_{\mathrm{DD}}=2.2 \mathrm{~V} \end{aligned}$ | $\begin{gathered} -5 \\ -15 \end{gathered}$ |  | -2 | $\begin{aligned} & \mu \mathrm{A} \\ & \mu \mathrm{~A} \end{aligned}$ |
| $\mathrm{I}_{\mathrm{Oz}}$ | Output Leakage (no pull-up) | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{DD}}$ or $\mathrm{V}_{\mathrm{SS}}, \mathrm{V}_{\mathrm{DD}}=2.2 \mathrm{~V}$ | -5 |  | 5 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OS}}$ | Output Short Circuit Current ( 8 x buffer) ${ }^{(1)}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=2.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=\mathrm{V}_{\mathrm{DD}} \\ & \mathrm{~V}_{\mathrm{DD}}=2.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=\mathrm{V}_{\mathrm{SS}} \end{aligned}$ |  | $\begin{gathered} 40 \\ -40 \end{gathered}$ |  | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| $\mathrm{V}_{\text {IL }}$ | CMOS Input Low Voltage |  |  |  | $0.2 \times \mathrm{V}_{\mathrm{DD}}$ | V |
| $\mathrm{V}_{\mathrm{IH}}$ | CMOS Input High Voltage |  | $0.8 \times \mathrm{V}_{\mathrm{DD}}$ |  |  | V |
| $\mathrm{V}_{\text {T }}$ | CMOS Switching Threshold |  |  | $0.5 \mathrm{x}_{\mathrm{DD}}$ |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output Low Voltage <br> Output buffer has 12 stages of drive capability with $0.5 \mathrm{~mA} \mathrm{I}_{\mathrm{OL}}$ per stage. | $\mathrm{I}_{\mathrm{OL}}$ as rated $V_{D D}=1.8 \mathrm{~V}$ |  |  | $0.2 \times \mathrm{V}_{\mathrm{DD}}$ | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage Output buffer has 12 stages of drive capability with $-0.5 \mathrm{~mA} \mathrm{I}_{\mathrm{OH}}$ per stage. | $\mathrm{I}_{\mathrm{OH}}$ as rated $\mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V}$ | $0.8 \times \mathrm{V}_{\text {D }}$ |  |  | V |

Note: $\quad$ This is the specification for the $8 x$ buffer. Output short circuit current for other outputs will scale accordingly. Not more than one output shorted at a time, for a maximum of one second, is allowed.

Table 9. I/O Buffer DC Characteristics

| Symbol | Parameter | Test Condition | Min | Typ | Max |
| :--- | :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Capacitance, Input Buffer (die) | $5.0 \mathrm{~V}, 3.3 \mathrm{~V}, 2.0 \mathrm{~V}$ |  | 2.4 |  |
| $\mathrm{C}_{\text {OUT }}$ | Capacitance, Output Buffer (die) | $5.0 \mathrm{~V}, 3.3 \mathrm{~V}, 2.0 \mathrm{~V}$ | pF |  |  |
| $\mathrm{C}_{\mathrm{I} / \mathrm{O}}$ | Capacitance, Bidirectional | $5.0 \mathrm{~V}, 3.3 \mathrm{~V}, 2.0 \mathrm{~V}$ |  | 5.6 |  |

Schmitt Trigger

|  | TTL Positive Threshold | $25^{\circ} \mathrm{C}, 5.0 \mathrm{~V}$ |  | 1.8 | 2.0 | V |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: |
| V+ | CMOS Positive Threshold | $25^{\circ} \mathrm{C}, 5.0 \mathrm{~V}$ |  | 3.0 | 3.5 | V |
| - | TTL Negative Threshold | $25^{\circ} \mathrm{C}, 5.0 \mathrm{~V}$ | 0.8 | 1.0 |  | V |
|  | CMOS Negative Threshold | $25^{\circ} \mathrm{C}, 5.0 \mathrm{~V}$ | 1.5 | 2.0 |  | V |
|  | TTL Hysteresis | $25^{\circ} \mathrm{C}, 5.0 \mathrm{~V}$ |  | 0.8 |  | V |
| V+ | CMOS Hysteresis | $25^{\circ} \mathrm{C}, 5.0 \mathrm{~V}$ |  | 1.0 | V |  |
| $\mathrm{~V}-$ | CMOS Positive Threshold | $25^{\circ} \mathrm{C}, 3.3 \mathrm{~V}$ |  | 1.8 | 2.3 | V |
| $\Delta \mathrm{~V}$ | CMOS Negative Threshold | $25^{\circ} \mathrm{C}, 3.3 \mathrm{~V}$ | 1.0 | 1.3 |  | V |

## I/O Buffers

- Programmable output drive

2 to 24 mA IOL; -2 to -24 mA IOH at 5.0 volts
1 to 12 mA IOL; -1 to -12 mA IOH at 3.3 volts

- Programmable slew rate control
- Built-in configurable test logic

Atmel supports a wide range of Design for Testability techniques to improve the percentage of a design that can be fully tested. By achieving a high degree of testability, a designer can reduce design and prototype debug time, minimize production test time, and improve board- and system-level test and diagnostic capability.

Synopsys Test Compiler software is fully supported by Atmel. By using this system during design, the computer will create and add a set of scan chains to the design, and test vectors will be generated to provide greater than $95 \%$ fault coverage. This method requires only one or two added pins for Test Enable and Test Mode. This is the easiest and least expensive method of designing testability into an ASIC design.

Ad hoc means of increasing testability of an ASIC are also available. Partitioning, memory array isolation, and test point insertion are encouraged and supported by the ATL60 Series ASICs. Atmel also encourages the inclusion of Built-In Self-Test (BIST) techniques whenever possible. Each of these methods is discussed in detail in the Atmel CMOS ASIC Design Manual.
In addition to all of the above, the ATL60 Series ASICs also support the Joint Test Action Group (JTAG) boundary scan architecture and Test Access Port (TAP) requirements. The required soft and hard macros to implement IEEE 1149.1-compliant architecture are available in Atmel's cell library. Use of JTAG architecture requires an additional four to five pins for test mode, data, and clock signals.

Advanced Packaging
The ATL60 Series ASICs are offered in a wide variety of standard packages, including plastic and ceramic quad flatpacks, thin quad flatpacks, ceramic pin grid arrays and ball grid arrays. High-volume on-shore and off-shore contractors provide assembly and test for commercial product, with prototype capability in Colorado Springs.

Custom package designs are also available as required to meet a customer's specific needs and are supported through Atmel's package design center. When a standard package cannot meet a customer's need, a package can be designed to precisely fit the application and to maintain the performance obtained in silicon. Atmel has delivered custom-designed packages in a wide variety of configurations.

Table 10. Package Options (Partial List)

| Package Type | Pin Count |
| :--- | :--- |
| PQFP | $44,52,64,80,100,120,128,132,144,160,184,208,240,304$ |
| Power Quad | $144,160,208,240,304$ |
| L/TQFP | $32,44,48,64,80,100,120,128,144,160,176,216$ |
| PLCC | $20,28,32,44,52,68,84$ |
| CPGA | $64,68,84,100,124,144,155,180,223,224,299,391$ |
| CQFP | $64,68,84,100,120,132,144,160,224,340$ |
| PBGA | $121,169,208,217,225,240,256,272,300,304,313,316,329,352,388,420,456$ |
| Super BGA | $168,204,240,256,304,352,432,560,600$ |
| Low-profile Mini BGA | $40,48,49,56,60,64,80,81,84,96,100,108,128,132,144,160,176,192,208,224,228$ |
| Chip-scale BGA | $32,36,40,48,49,56,64,81,84,100,108,121,128,144,160,169,176,192,208,224,256,288,324$ |
| Flex-tape BGA | $48,49,64,80,81,84,96,100,112,132,144,156,160,180,192,196,204,208,220,225,228,256,280$ |
| FCBGA* | * <br>  |

Note: * These packages require a custom design substrate.

Atmel Headquarters
Corporate Headquarters
2325 Orchard Parkway
San Jose, CA 95131
TEL 1(408) 441-0311
FAX 1(408) 487-2600
Europe
Atmel Sarl
Route des Arsenaux 41
Case Postale 80
$\mathrm{CH}-1705$ Fribourg
Switzerland
TEL (41) 26-426-5555
FAX (41) 26-426-5500
Asia
Room 1219
Chinachem Golden Plaza
77 Mody Road Tsimhatsui
East Kowloon
Hong Kong
TEL (852) 2721-9778
FAX (852) 2722-1369
Japan
9F, Tonetsu Shinkawa Bldg.
1-24-8 Shinkawa
Chuo-ku, Tokyo 104-0033
Japan
TEL (81) 3-3523-3551
FAX (81) 3-3523-7581

## Atmel Operations

Memory<br>2325 Orchard Parkway<br>San Jose, CA 95131<br>TEL 1(408) 441-0311<br>FAX 1(408) 436-4314

Microcontrollers
2325 Orchard Parkway
San Jose, CA 95131
TEL 1(408) 441-0311
FAX 1(408) 436-4314
La Chantrerie
BP 70602
44306 Nantes Cedex 3, France
TEL (33) 2-40-18-18-18
FAX (33) 2-40-18-19-60
ASICIASSP/Smart Cards
Zone Industrielle
13106 Rousset Cedex, France
TEL (33) 4-42-53-60-00
FAX (33) 4-42-53-60-01
1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906
TEL 1(719) 576-3300
FAX 1(719) 540-1759
Scottish Enterprise Technology Park
Maxwell Building
East Kilbride G750QR, Scotland
TEL (44) 1355-803-000
FAX (44) 1355-242-743

## RF/Automotive <br> Theresienstrasse 2 <br> Postfach 3535 <br> 74025 Heilbronn, Germany <br> TEL (49) 71-31-67-0 <br> FAX (49) 71-31-67-2340 <br> 1150 East Cheyenne Mtn. Blvd. <br> Colorado Springs, CO 80906 <br> TEL 1(719) 576-3300 <br> FAX 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/<br>High Speed Converters/RF Datacom<br>Avenue de Rochepleine BP 123<br>38521 Saint-Egreve Cedex, France<br>TEL (33) 4-76-58-30-00<br>FAX (33) 4-76-58-34-80

e-mail<br>literature@atmel.com<br>Web Site<br>http://www.atmel.com

## © Atmel Corporation 2002.

Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.
Atmel ${ }^{\circledR}$ is a registered trademark and DoubleCheck ${ }^{\text {TM }}$ is a trademark of Atmel.
Cadence ${ }^{\circledR}$ is a registered trademark and Opus ${ }^{T M}$, NC Verilog ${ }^{T M}$, Pearl ${ }^{T M}$, Verilog-XL ${ }^{T M}$ and BuildGates ${ }^{\text {TM }}$ are trademarks of Cadence Design Systems, Inc.; Mentor Graphics ${ }^{\circledR}$ and ModelSim ${ }^{\circledR}$ are registered trademarks and Leonardo Spectrum ${ }^{T M}$ is a trademark of Mentor Graphics; Design Compiler ${ }^{T M}$, PrimeTime ${ }^{T M}$, VCS ${ }^{T M}$ and Floorplan Manager ${ }^{\text {TM }}$ are trademarks and Synopsys ${ }^{\circledR}$ and TetraMax ${ }^{\circledR}$ are registered trademarks of Synopsys; Debussy ${ }^{\circledR}$ is a registered trademark of Novas Software, Inc.; Silicon Perspective ${ }^{\circledR}$ and First Encounter ${ }^{\circledR}$ are registered trademarks of Silicon Perspective. Other terms and product names may be the trademarks of others.

Printed on recycled paper.

