# Low Voltage PFET Buck Controller

# Description

The CS-51033 is a PFET switching regulator controller for use in DC-DC converters specializing in regulating 3.3V, ±5%, to output voltages as low as 1.25V. The CS-51033 can be used in the buck topology with a minimum number of external components. It consists of a 1A power

driver for controlling the gate of a discrete P-channel transistor, a fixed frequency oscillator, short circuit protection timer, fast output voltage monitoring comparator, and output stage driver logic with latch.


The CS-51033 will be available in 8L SO and 8L PDIP plastic packages.

## **Absolute Maximum Ratings**

Power Supply Voltage, V <sub>CC</sub>	3.465V
Driver Supply Voltage, V <sub>C</sub>	16V
Driver Output Voltage, V <sub>GATE</sub>	16V
C <sub>OSC</sub> , CS, V <sub>FB</sub> (Logic Pins)	3.465V
Peak Output Current	1A
Operating Junction Temperature, T <sub>J</sub>	150°C
Operating Temperature Range, TA	
Storage Temperature Range, T <sub>S</sub>	65 to 150°C
ESD (Human Body Model)	2kV
Lead Temperature Soldering	
Warra Soldar (through halo atrilas antri	10 20000 1

Wave Solder (through hole styles only) ............10 sec. max, 260°C peak Reflow (SMD styles only) .............60 sec. max above 183°C, 230°C peak

#### Typical Application Diagram




# **Features**

- No Stability Compensation Required
- High Speed Oscillator (700kHz max)
- 1A Sink/Source Gate Drive
- Lossless Short Circuit
  Protection
- Programmable Soft Start

# Package Options

8 Lead SO Narrow & PDIP





Cherry Semiconductor Corporation 2000 South County Trail East Greenwich, Rhode Island 02818-1530 Tel: (401)885-3600 Fax (401)885-5786 email: info@cherry-semi.com

a CHERRY 🏞 company

	cs: Specifications apply for $3.135 \le V_{CC} \le 3.465 V_{CC} \le 40^{\circ} C \le T_1 \le 150^{\circ} C$ , unless otherwise specific	ed.		A = 00 C,	
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNI
Oscillator	$C_{OSC} = 100pF; V_{FB} = 1.2V; V_{CS} = 2V$				
Max. Frequency		500			kŀ
Trimmed Frequency	$C_{OSC} = 470 pF$	160	200		kF
Charge Current	$1.4V < VC_{OSC} < 2V$		120		μ
Discharge Current	$2.7V > VC_{OSC} > 2V$		730		μ
Maximum Duty Ratio	$1 - (t_{OFF}/t_{ON})$	80.0	83.3		
Short Circuit Timer	$V_{FB} = 1.2V$ ; $C_S = 0.1\mu F$ ; $VC_{OSC} = 2V$				
Charge Current	1V < V <sub>CS</sub> < 2V	175	264	325	μ
Fast Discharge Current	$V_{CS} = 2.55V$ from 2V; $V_{FB} = 1V$	40	66	80	μ
Slow Discharge Current	$V_{CS} = 2V$ from 2.55V; $V_{FB} = 1V$	4	6	10	μ
Start Fault Inhibit Time	$V_{CS} = 0V \text{ to } 2.5V$	0.754	1.000	1.450	n
Run Fault Inhibit Time	$V_{CS} = 1.5V \text{ to } 2.5V$	0.277	0.380	0.630	n
Valid Fault Time 1	$V_{CS} = 2.6V \text{ to } 2.4V$	0.25	0.30	0.50	n
Valid Fault Time 2	$V_{CS} = 2.5V \text{ to } 2.4V$	0.06	0.15	0.37	n
GATE Inhibit Time	$V_{CS} = 2.4V \text{ to } 1.5V$	. 9	15	15	n
Fault OFF/ON Ratio	GATE Inhibit Time	22:1	28:1	36:1	
	Run Fault Inhibit Time + Valid Fault Time 2				
CS Comparator	$C_S = 100 pF; V_{FB} = 1V; VC_{OSC} = 2V$				
Fault Enable C <sub>5</sub> Voltage			2.5		•
Max. C <sub>S</sub> Voltage	$V_{FB} = 1.5V$	7	2.6		,
Fault Detect Voltage	V <sub>CS</sub> when GATE high		2.4		,
Fault Inhibit Voltage	Minimum V <sub>CS</sub>		1.5		•
Hold Off Release Voltage	Drive ENABLE with V <sub>CS</sub> > 1V	0.4	0.7	1.0	
Regulator Threshold	$V_{CS} = 1.2V$	0.296	0.329	0.362	
Voltage Clamp	$V_{CS} = 1.8V$	0.681	0.757	0.833	
	$V_{CS} = 2.2V$	0.970	1.078	1.186	•
V <sub>FR</sub> Comparator	$VC_{OSC} = V_{CS} = 2V$				•
Regulator Threshold Voltage	T <sub>A</sub> = 25°C	1.225	1.250	1.275	
5	$-40 \le T_J \le 150$ °C	1.210	1.250	1.290	
Fault Threshold Voltage	$T_A = 25^{\circ}C$	1.12	1.15	1.17	
	$-40 \le T_J \le 150$ °C	1.10	1.15	1.19	,
			,	1.5	

15 mV  $3.135V < V_{CC} < 3.465V$ Threshold Line Regulation  $V_{FB} = 0V$ 4 . μΑ 1 Input Bias Current (Regulator Threshold Voltage -80 100 120 mV Voltage Tracking Fault Threshold Voltage) 20 mV Overdrive

1.5 2.0  $VC_{OSC} = 2.7V$ ; 200mA Source;  $V_C = V_{GATE}$ GATE DC High Saturation Voltage  $C_{GATE} = 1nF$ ;  $1V < V_{GATE} < 4V$ 30 60 ns Rise Time 25 50 Fall Time  $C_{GATE} = 1nF$ ;  $4V > V_{GATE} > 1V$ ns **■** Current Drain 3.50 2.55 mΑ  $I_{CC}$ 4.5 6.0 mA  $I_C$ 2067556 0003283 866

1.2

1.5

 $V_C = 5V$ ;  $V_{FB} = 1.2V$ 

VC<sub>OSC</sub> = 1V; 200mA Sink

■ Power Stage

Voltage

GATE DC Low Saturation

		Packa	ge Pin Description
8	 CKAGE PIN# Narrow & PDIP	PIN SYMBOL	FUNCTION
	 1 2 · · · · · · · · · · · · · · · · · · ·	V <sub>GATE</sub> PGnd	Driver pin to gate of external PFET. Output power stage ground connection.
	3 4 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	C <sub>OSC</sub> Gnd	Oscillator frequency programming capacitor. Logic ground.
	5 6	$ m V_{FB}$ $ m V_{CC}$	Feedback voltage input. Logic supply voltage.
	7 8	CS V <sub>C</sub>	Soft start and fault timing capacitor. Driver supply voltage.

### Circuit Description

### Theory of Operation

#### CONTROL SCHEME

The CS-51033 has a unique control scheme that does not need a current-sense resistor to control the PFET's pulse width. It simply monitors and controls the output ripple to determine when to turn on the PFET. This feature increases efficiency since most current-sense schemes need a 100mV drop across an external sense resistor resulting in I<sup>2</sup>R power loses, which can become excessive at moderate to high load currents.

The CS-51033's method of control is very simple. If  $V_{FB}$  falls below the internal reference voltage of 1.25V during the oscillator's charge cycle, the CS-51033 turns on the PFET. The PFET gets turned off and remains off during the oscillator's discharge cycle setting the maximum duty cycle to 85.7%. The CS-51033 needs 7mV typical, 15mV maximum ripple on the  $V_{FB}$  to operate. Note that this method of control does not require any loop stability compensation, simplifying the power supply design.

#### STARTUP

The CS-51033 has an externally programmable softstart feature that allows the power supply to come up slowly, preventing voltage overshoot on the output. The following describes the startup procedure of the CS-51033. At startup, the voltage on all pins will be zero. Referring to Figures 1 and 2, the voltage on  $V_{\rm C}$  will be a diode drop below  $V_{\rm CC}$  as  $V_{\rm CC}$  rises. This  $V_{\rm C}$  voltage along with the internal resistor  $R_{\rm G}$  will keep the PFET off by keeping the gate to source voltage equal to a diode drop.

As  $V_{CC}$  continues to rise, the oscillator capacitor ( $C_{OSC}$ ) and the Softstart/Fault Timing capacitor (CS) begin to charge via internal current sources. Referring to the block diagram,  $C_{OSC}$  gets charged by the current source IC and CS gets charged by the  $I_{CS}$  source where

$$I_{CS} = I_T - \left( \frac{I_T}{55} + \frac{I_T}{5} \right).$$

The internal Holdoff Comparator (A7) ensures that the external PFET is off until  $V_{\rm CS} > 0.7V$  by preventing the GATE flip-flop (F2) from being set. This allows the oscillator to reach its operating frequency before enabling the drive output.

Softstart is obtained by clamping the  $V_{FB}$  comparator's (A6) reference input to approximately  $1/2~V_{CS}$  during startup, permitting the control loop and the output regulation voltage to slowly start up and reduce overshoots. Referring to Figure 2, once the CS pin charges above the holdoff trip point of 0.7V, the low feedback to the  $V_{FB}$  Comparator is allowed to set the GATE flip-flop only during  $C_{OSC}$ 's charge cycle. Once the GATE flip-flop is set,  $V_{GATE}$  goes low and turns on the PFET device which activates the external  $V_{C}$  charge pump circuit and allows  $V_{FB}$  to rise. When  $V_{CS}$  exceeds 2.4V, the CS charge sense comparator (A4) sets the  $V_{FB}$  comparator reference to 1.25V completing the startup cycle.




Figure 1. CS-51033 Typical Operating Circuit.

#### CHARGE PUMP CIRCUIT

Under worst case conditions, the  $V_{GATE}$  high side drive transistor will have a saturation voltage of 2V. Since the drive transistor's saturation voltage is equal to  $V_{GS}$ , 2V may be enough to keep the PFET at 100% duty cycle. An external charge pump circuit is needed to keep  $V_{C}$  at or above 5V to compensate for the driver saturation voltage and ensure that the PFET can be shut off.

The following is a discussion of how the charge pump circuit functions. Please refer to Figure 1. Once  $3.3V_{\rm IN}$  is applied, capacitors C2 and C5 will be charged to a  $V_{\rm BE}$  below  $V_{\rm IN}$  via diodes D1 and D2, respectively. This initial

#### Circuit Description; continued

stored charged across C2 provides the necessary power for the driver to pull down  $V_{\rm GATE}$  and turn on the PFET. When the PFET turns on, its drain voltage will be approximately equal to 3.3 $V_{\rm IN}$ . Since C5 tries to maintain the voltage across itself, node 1 will also try to increase by 3.3V for an end result of 2\*3.3V-VD2. C1 will end up transferring some of its stored charge to C2 via D3.  $V_{\rm C}$  will equal

 $2 \times 3.3 \text{V} - \text{VD2} - \text{VD3}$ 

after a cycle of the PFET.




Figure 2. Simplified Functional Diagram

#### LOSSLESS SHORT CIRCUIT PROTECTION

The CS-51033's short circuit protection scheme is considered "lossless" since no sense resistor is needed. The controller compares the output DC voltage against the CS pin voltage to determine if a true fault is occurring. Please refer to Figures 2 and 3 for the following discussion. The CS cycle under a constant fault condition (sometimes referred to as hiccup mode) can be broken up into 3 sections;  $t_{RESTART}$ ,  $t_{EAST DISCHARGE}$ , and  $t_{FAULT}$ .

- The t<sub>RESTART</sub> section of Figure 3 represents only 1.96% of the entire CS duty cycle. Note that the PFET operates under a short circuit condition because the internal fault circuitry is not enabled until the fault capacitor is charged to 2.5V. Referring to Figure 2, A2's low output keeps G4 disabled, blocking A5's high output.
- t<sub>FAST DISCHARGE</sub> makes up 0.9% of the entire CS duty cycle (labeled td2 in Figure 3) and it occurs once  $V_{CS}$  reaches 2.5V. The CS pin will be discharged from 2.5V to 2.4V during fast discharge mode. The purpose of this section is to reduce false faults due to transient on the  $V_{FB}$  pin (see S1 and S2 in Figure 3). If  $V_{FB}$  returns above 1.15V before CS has been discharged to 2.4V, a false fault has been detected and the CS pin will be allowed to charge back up to 2.6V where it will wait for the next

instance where  $V_{FB}$  will go below 1.5V. Referring to Figure 2, once CS reaches 2.5V, A2's output will go high enabling G4. Now A5 can discharge the CS capacitor by turning off the charge current.

• The last section of the CS cycle is called t<sub>FAULT</sub> which makes up 97.1% of the entire CS cycle. If a fault is still present when the CS pin is discharged to 2.4V, an active fault is detected and the discharge current is reduced by a factor of 12. The CS pin will then be slowly discharged from 2.4V to 1.5V while keeping the PFET gate driver disabled during the entire slow discharge time. This allows the average power dissipation of the PFET to be very low.

The short circuit current of this eval board is 100mA RMS. As seen in Figure 10, the CS period is approximately 6.5mS. Note that  $V_{\text{GATE}}$  is on for a very short period of time.




Figure 3. Voltage on start capacitor ( $V_{GS}$ ), the gate ( $V_{GATE}$ ), and in the feedback loop ( $V_{FB}$ ), during startup, normal and fault conditions.

#### BUCK REGULATOR OPERATION




Figure 4. Buck Regulator Block Diagram

A block diagram of a typical buck regulator is shown in Figure 4. If we assume that the output transistor is initially off, the inductor current  $I_L$  is zero and the output voltage is at its nominal value. The current drawn by the load is supplied by the output capacitor  $C_O$ . When the voltage across  $C_O$  drops below the threshold established by the feedback resistors R1 and R2 and the reference voltage  $V_{\rm REF}$ , the output transistor switches on and current flows through the inductor to the output. The inductor current rises at a rate determined by V/L. The duty cycle (or "on" time) for the CS-51033 is limited to 85.7.

· 📰 2067556 0003285 639 1

# Designing a Power Supply with the CS-51033

# Design Example: 5V to 3.3V, 5A Buck Converter

#### Input Variables:

Oscillator Frequency
Output Voltage
Diode Drop Voltage
Reference Voltage $$ $V_{REF} = 1.25V$
PFET Sat. Voltage $V_{SAT} = 0.2V$
PFET Max Current $I_{MAX} = 0.2V$ $I_{MAX} = 2A$
Fault Timer Ref. Voltage $V_{THFAULT} = 1.15V$
Comparator Hysteresis HYST = 12mV
Comparator Bias Current $I_{IB} = 4\mu A$
Fault Timer Charge Current
Fault Timer Charge Current
Fault Timer Start Voltage
Max. Input Voltage Ripple $V_{IN(RIP)} = 0.1V$
Load Current
$V_{FB}$ Resistor Divider Total

# V<sub>IN</sub> Input Capacitor Selection

 $V_{\rm IN(RIP)}$  is the maximum square wave voltage ripple the chip can withstand and regulate accurately. (size capacitor greater than 200nF and for ESR requirements)

$$R_{IN} = V_{IN(RIP)} \frac{R_L}{V_{ODC}} \hspace{0.2cm} ; \hspace{0.2cm} \boldsymbol{R_{IN}} = \boldsymbol{0.02}$$

$$C_{IN}$$
= 470 $\mu$ F

# **Output Capacitor Selection**

(size capacitor for ESR and transient load requirements)

$$C_O = 470 \mu F$$

$$I_{RIPPLE} = 0.15 \times \frac{V_{ODC}}{R_L} \; ; Ripple \; Current = 15\% \; of \; Load \; Current$$
 
$$= 15\% \times 1.5 \\ A = 0.225 \\ A$$

$$R_{ESR} = \frac{V_{HYST}}{I_{RIPPLE}} ; R_{ESR} = 89m\Omega$$

## **Inductor Selection**

$$L = \left[ \frac{R_{ESR}}{V_{HYST} \left[ 1 + \frac{V_{ODC} + V_{D}}{(V_{IN(MIN)} - V_{SAT} - V_{ODC})} \right] \times f_{SW}} \right] \times (V_D + V_{ODC})$$

$$I_{L} = \frac{V_{ODC}}{R_{L}} = 1.5A$$

 $L = 10\mu H$ ; size inductor for 1.5A

# Oscillator Capacitor Selection

$$C_{OSC} = \frac{9.429 \times 10^{-5}}{f_{SW}}$$
$$C_{OSC} \approx 220 \text{pF}$$

## Feedback Resistor Selection

$$R_{A} = R_{T} \times \frac{V_{REF}}{V_{ODC}} = 1.5k$$
 
$$R_{B} = R_{T} - R_{A} = 300\Omega$$

# Short Circuit Timer Capacitor Selection

$$C_{S} = R_{L} (1.05 \times 10^{-4}) \times \left| ln \left( 1 - \frac{V_{ODC}}{I_{MAX} \times R_{L}} \right) \right| \times 1.15 \times C_{O}$$

$$C_{S} \approx 0.1 \mu F$$




Figure 5. CS-51033 Application Diagram.






Figure 6. 3.3V to 1.5V, 1.5A converter response to 1.3A pulsed load. . 2067556 0003287 401 120

#### Package Specification

PACKAGE DIMENSIONS IN mm (INCHES)				
	D			
Lead Count	Metric		English	
	Max	Min	Max	Min
8L SO Narrow	5.00	4.80	.197	.188
8L PDIP	9.40	9.14	370	360

PACKAGE THERMAL DATA				
Thermal Data		8L SO Narrow	8L PDIP	
$R_{\Theta JC}$	typ	45	42	°C/W
$R_{\Theta JA}$	typ	165	80	°C/W





Part Number	Description
CS-51033D8	8L SO Narrow
CS-51033N8	8L PDIP

Ordering Information

This product is in the early stages of the design process. CSC<sup>TM</sup> reserves the right to make changes to the specifications or discontinue development without notice. Please contact CSC for the latest available information.

Advance

2067556 0003288 348 121

3/25/97