

---

# HB56AW873E-A Series

8,388,608-word  $\times$  72-bit High Density Dynamic RAM Module

# HITACHI

ADE-203-816A (Z)

Rev. 1.0

Aug. 29, 1996

---

## Description

The HB56AW873E-A belongs to 8 Byte DIMM (Dual In-line Memory Module) family, and has been developed as an optimized main memory solution for 4 and 8 Byte processor applications. The HB56AW873E-A is a 8M  $\times$  72 dynamic RAM module, mounted 9 pieces of 64-Mbit DRAM (HM5165800A) sealed in TSOP package and 2 pieces of 16-bit BiCMOS line driver (74LVT16244) sealed in TSSOP package. An outline of the HB56AW873E-A is 168-pin socket type package (dual lead out). Therefore, the HB56AW873E-A makes high density mounting possible without surface mount technology. The HB56AW873E-A provides common data inputs and outputs. Decoupling capacitors are mounted beside each TSOP on the its module board.

## Features


- 168-pin socket type package (Dual lead out)
  - Lead pitch: 1.27 mm
- Single 3.3 V ( $\pm 0.3$  V) supply
- High speed
  - Access time:  $t_{RAC} = 60/70$  ns (max)
  - Access time:  $t_{CAC} = 20/23$  ns (max)
- Low power dissipation
  - Active mode: 4.73/4.41 W (max)
  - Standby mode (TTL): 100 mW (max)
- Buffered input except  $\overline{RAS}$  and DQ
- 4 byte interleave enabled, dual address input (A0/B0)
- Fast page mode capability
- 4,096 refresh cycle: 64 ms
- 2 variations of refresh
  - $\overline{RAS}$ -only refresh
  - $\overline{CAS}$ -before- $\overline{RAS}$  refresh
- TTL compatible

## HB56AW873E-A Series

### Ordering Information

Type No.	Access time	Package	Contact pad
HB56AW873E-6A	60 ns	168-pin dual lead out socket type	Gold
HB56AW873E-7A	70 ns		

### Pin Arrangement



### Pin Arrangement

Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name
1	V <sub>SS</sub>	43	DQ9	85	NC	127	A8
2	DQ0	44	DQ10	86	V <sub>CC</sub>	128	A10
3	DQ1	45	DQ11	87	$\overline{WE0}$	129	NC
4	DQ2	46	DQ12	88	$\overline{CE0}$	130	V <sub>CC</sub>
5	DQ3	47	DQ13	89	NC	131	NC
6	V <sub>CC</sub>	48	V <sub>CC</sub>	90	$\overline{RE0}$	132	NC
7	DQ4	49	DQ14	91	$\overline{OE0}$	133	V <sub>SS</sub>
8	DQ5	50	DQ15	92	V <sub>SS</sub>	134	$\overline{OE2}$
9	DQ6	51	DQ16	93	A0	135	$\overline{RE2}$
10	DQ7	52	DQ17	94	A2	136	$\overline{CE4}$
11	DQ8	53	V <sub>SS</sub>	95	A4	137	NC
12	V <sub>SS</sub>	54	NC	96	A6	138	$\overline{WE2}$

## HB56AW873E-A Series

### Pin Arrangement (cont)

Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name
13	V <sub>CC</sub>	55	PD1	97	NC	139	DQ56
14	NC	56	PD3	98	V <sub>CC</sub>	140	DQ57
15	NC	57	PD5	99	NC	141	DQ58
16	DQ18	58	PD7	100	NC	142	DQ59
17	DQ19	59	ID0 (V <sub>SS</sub> )	101	NC	143	V <sub>CC</sub>
18	V <sub>SS</sub>	60	V <sub>CC</sub>	102	NC	144	DQ60
19	DQ20	61	V <sub>SS</sub>	103	NC	145	NC
20	DQ21	62	DQ36	104	V <sub>SS</sub>	146	NC
21	DQ22	63	DQ37	105	A1	147	NC
22	DQ23	64	DQ38	106	A3	148	NC
23	V <sub>CC</sub>	65	DQ39	107	A5	149	DQ61
24	DQ24	66	V <sub>CC</sub>	108	A7	150	DQ62
25	NC	67	DQ40	109	A9	151	DQ63
26	NC	68	DQ41	110	A11	152	V <sub>SS</sub>
27	NC	69	DQ42	111	NC	153	DQ64
28	NC	70	DQ43	112	V <sub>CC</sub>	154	DQ65
29	DQ25	71	DQ44	113	NC	155	DQ66
30	DQ26	72	V <sub>SS</sub>	114	B0	156	DQ67
31	DQ27	73	DQ45	115	V <sub>SS</sub>	157	V <sub>CC</sub>
32	V <sub>SS</sub>	74	DQ46	116	NC	158	DQ68
33	DQ28	75	DQ47	117	NC	159	DQ69
34	DQ29	76	DQ48	118	NC	160	DQ70
35	DQ30	77	DQ49	119	NC	161	DQ71
36	DQ31	78	V <sub>CC</sub>	120	$\overline{\text{PDE}}$	162	V <sub>SS</sub>
37	V <sub>CC</sub>	79	DQ50	121	V <sub>CC</sub>	163	PD2
38	DQ32	80	DQ51	122	NC	164	PD4
39	DQ33	81	DQ52	123	NC	165	PD6
40	DQ34	82	DQ53	124	DQ54	166	PD8
41	DQ35	83	V <sub>SS</sub>	125	DQ55	167	ID1 (V <sub>SS</sub> )
42	V <sub>SS</sub>	84	NC	126	V <sub>SS</sub>	168	V <sub>CC</sub>

## HB56AW873E-A Series

### Pin Description

Pin Name	Function
A0 to A11, B0	Address Input (D0 to D8) : A0 to A11, B0 Row Address (D0 to D8) : A0 to A11, B0 Column Address (D0 to D8) : A0 to A10, B0 Refresh Address (D0 to D8) : A0 to A11, B0
DQ0 to DQ71	Data-in/Data-out
$\overline{RE0}$ , $\overline{RE2}$	Row Address Strobe ( $\overline{RAS}$ )
$\overline{CE0}$ , $\overline{CE4}$	Column Address Strobe ( $\overline{CAS}$ )
$\overline{WE0}$ , $\overline{WE2}$	Read/Write Enable
$\overline{OE0}$ , $\overline{OE2}$	Output Enable
$V_{cc}$	Power Supply
$V_{ss}$	Ground
PD1 to PD8	Presence Detect
ID0, ID1	ID bit
$\overline{PDE}$	Presence Detect Enable
NC	Non Connection


### Presence Detect Pin Assignment

Pin Name	Pin No.	$\overline{PDE} = \text{Low}$		$\overline{PDE} = \text{High}$
		60 ns	70 ns	All
PD1	79	1	1	High-Z
PD2	163	0	0	High-Z
PD3	80	1	1	High-Z
PD4	164	1	1	High-Z
PD5	81	0	0	High-Z
PD6	165	1	0	High-Z
PD7	82	1	1	High-Z
PD8	166	0	0	High-Z

1 : High Level (Driver Output)

0 : Low Level (Driver Output)

Block Diagram



---

## HB56AW873E-A Series

---

### Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Voltage on any pin relative to $V_{SS}$	$V_T$	-0.5 to +4.6	V
Supply voltage relative to $V_{SS}$	$V_{CC}$	-0.5 to +4.6	V
Short circuit output current	$I_{out}$	50	mA
Power dissipation	Pt	10	W
Operating temperature	$T_{opr}$	0 to +70	°C
Storage temperature	$T_{stg}$	-55 to +125	°C

### Recommended DC Operating Conditions ( $T_a = 0$ to $70^\circ\text{C}$ )

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply voltage	$V_{SS}$	0	0	0	V	
	$V_{CC}$	3.0	3.3	3.6	V	1
Input high voltage	$V_{IH}$	2.0	—	$V_{CC} + 0.3$	V	1
Input low voltage	$V_{IL}$	-0.3	—	0.8	V	1

Note: 1. All voltage referenced to  $V_{SS}$ .

## HB56AW873E-A Series

### DC Characteristics (Ta = 0 to 70°C, V<sub>CC</sub> = 3.3 V ± 0.3 V, V<sub>SS</sub> = 0 V)

Parameter	Symbol	HB56AW873E-A				Unit	Test condition	Note
		60 ns		70 ns				
		Min	Max	Min	Max			
Operating current	I <sub>CC1</sub>	—	1675	—	1495	mA	t <sub>RC</sub> = min	1, 2
Standby current	I <sub>CC2</sub>	—	28	—	28	mA	TTL interface R <sub>AS</sub> , C <sub>AS</sub> = V <sub>IH</sub> Dout = High-Z	
		—	19	—	19	mA	CMOS interface R <sub>AS</sub> , C <sub>AS</sub> ≥ V <sub>CC</sub> - 0.2 V Dout = High-Z	
R <sub>AS</sub> -only refresh current	I <sub>CC3</sub>	—	1675	—	1495	mA	t <sub>RC</sub> = min	2
Standby current	I <sub>CC5</sub>	—	55	—	55	mA	R <sub>AS</sub> = V <sub>IH</sub> , C <sub>AS</sub> = V <sub>IL</sub> Dout = enable	1
C <sub>AS</sub> -before-R <sub>AS</sub> refresh current	I <sub>CC6</sub>	—	1360	—	1180	mA	t <sub>RC</sub> = min	
Fast page mode current	I <sub>CC7</sub>	—	1135	—	1045	mA	t <sub>PC</sub> = min	1, 3
Input leakage current	I <sub>LI</sub>	-10	10	-10	10	μA	0 V ≤ Vin ≤ V <sub>CC</sub> + 0.3 V	
Output leakage current	I <sub>LO</sub>	-10	10	-10	10	μA	0 V ≤ Vout ≤ V <sub>CC</sub> Dout = disable	
Output high voltage	V <sub>OH</sub>	2.4	V <sub>CC</sub>	2.4	V <sub>CC</sub>	V	High Iout = -2 mA	
Output low voltage	V <sub>OL</sub>	0	0.4	0	0.4	V	Low Iout = 2 mA	

- Notes: 1. I<sub>CC</sub> depends on output load condition when the device is selected, I<sub>CC</sub> max is specified at the output open condition.  
 2. Address can be changed once or less while R<sub>AS</sub> = V<sub>IL</sub>.  
 3. Address can be changed once or less within one page mode cycle t<sub>PC</sub>.

### Capacitance (Ta = 25°C, V<sub>CC</sub> = 3.3 V ± 0.3 V)

Parameter	Symbol	Typ	Max	Unit	Notes
Input capacitance (Address)	C <sub>I1</sub>	—	20	pF	1
Input capacitance (C <sub>AS</sub> , WE, OE)	C <sub>I2</sub>	—	20	pF	1
Input capacitance (R <sub>AS</sub> )	C <sub>I3</sub>	—	55	pF	1
I/O capacitance (DQ)	C <sub>I/O</sub>	—	20	pF	1, 2

- Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.  
 2. C<sub>AS</sub> = V<sub>IH</sub> to disable Dout.

## HB56AW873E-A Series

AC Characteristics ( $T_a = 0$  to  $70^\circ\text{C}$ ,  $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$ ,  $V_{SS} = 0\text{ V}$ )\*1, \*2, \*17

### Test Conditions

- Input rise and fall times: 5 ns
- Input levels:  $V_{IL} = 0\text{ V}$ ,  $V_{IH} = 3.0\text{ V}$
- Input timing reference levels: 0.8 V, 2.0 V
- Output timing reference levels: 0.8 V, 2.0 V
- Output load: 1 TTL gate +  $C_L$  (100 pF) (Including scope and jig)

### Read, Write, Read-Modify-Write and Refresh Cycles (Common parameters)

Parameter	Symbol	HB56AW873E-A				Unit	Notes
		60 ns		70 ns			
		Min	Max	Min	Max		
Random read or write cycle time	$t_{RC}$	110	—	130	—	ns	
$\overline{\text{RAS}}$ precharge time	$t_{RP}$	40	—	50	—	ns	
$\overline{\text{CAS}}$ precharge time	$t_{CP}$	10	—	10	—	ns	
$\overline{\text{RAS}}$ pulse width	$t_{RAS}$	60	10000	70	10000	ns	
$\overline{\text{CAS}}$ pulse width	$t_{CAS}$	15	10000	18	10000	ns	
Row address setup time	$t_{ASR}$	5	—	5	—	ns	
Row address hold time	$t_{RAH}$	10	—	10	—	ns	
Column address setup time	$t_{ASC}$	0	—	0	—	ns	
Column address hold time	$t_{CAH}$	10	—	15	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	$t_{RCD}$	20	40	20	47	ns	3
$\overline{\text{RAS}}$ to column address delay time	$t_{RAD}$	14	25	15	30	ns	4
$\overline{\text{RAS}}$ hold time	$t_{RSH}$	20	—	23	—	ns	
$\overline{\text{CAS}}$ hold time	$t_{CSH}$	60	—	70	—	ns	
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	$t_{CRP}$	10	—	10	—	ns	
$\overline{\text{OE}}$ to Din delay time	$t_{OED}$	20	—	23	—	ns	5
$\overline{\text{OE}}$ delay time from Din	$t_{DZO}$	0	—	0	—	ns	6
$\overline{\text{CAS}}$ delay time from Din	$t_{DZC}$	0	—	0	—	ns	6
Transition time (rise and fall)	$t_T$	3	50	3	50	ns	7



## HB56AW873E-A Series

### Read Cycle

Parameter	Symbol	HB56AW873E-A				Unit	Notes
		60 ns		70 ns			
		Min	Max	Min	Max		
Access time from $\overline{\text{RAS}}$	$t_{\text{RAC}}$	—	60	—	70	ns	8, 9
Access time from $\overline{\text{CAS}}$	$t_{\text{CAC}}$	—	20	—	23	ns	9, 10, 16
Access time from address	$t_{\text{AA}}$	—	35	—	40	ns	9, 11, 16
Access time from $\overline{\text{OE}}$	$t_{\text{OEA}}$	—	20	—	23	ns	9, 19
Read command setup time	$t_{\text{RCS}}$	0	—	0	—	ns	
Read command hold time to $\overline{\text{CAS}}$	$t_{\text{RCH}}$	0	—	0	—	ns	12
Read command hold time to $\overline{\text{RAS}}$	$t_{\text{RRH}}$	0	—	0	—	ns	12
Column address to $\overline{\text{RAS}}$ lead time	$t_{\text{RAL}}$	35	—	40	—	ns	
Column address to $\overline{\text{CAS}}$ lead time	$t_{\text{CAL}}$	30	—	35	—	ns	
$\overline{\text{CAS}}$ to output in low-Z	$t_{\text{CLZ}}$	2	—	2	—	ns	
Output data hold time	$t_{\text{OH}}$	3	—	3	—	ns	
Output data hold time from $\overline{\text{OE}}$	$t_{\text{OHO}}$	3	—	3	—	ns	
Output buffer turn-off time	$t_{\text{OFF}}$	—	20	—	20	ns	13
Output buffer turn-off to $\overline{\text{OE}}$	$t_{\text{OEZ}}$	—	20	—	20	ns	13
$\overline{\text{CAS}}$ to Din delay time	$t_{\text{CDD}}$	20	—	23	—	ns	5

### Write Cycle

Parameter	Symbol	HB56AW873E-A				Unit	Notes
		60 ns		70 ns			
		Min	Max	Min	Max		
Write command setup time	$t_{\text{WCS}}$	0	—	0	—	ns	14
Write command hold time	$t_{\text{WCH}}$	10	—	15	—	ns	
Write command pulse width	$t_{\text{WP}}$	10	—	10	—	ns	
Write command to $\overline{\text{RAS}}$ lead time	$t_{\text{RWL}}$	20	—	23	—	ns	
Write command to $\overline{\text{CAS}}$ lead time	$t_{\text{CWL}}$	15	—	18	—	ns	
Data-in setup time	$t_{\text{DS}}$	0	—	0	—	ns	
Data-in hold time	$t_{\text{DH}}$	15	—	18	—	ns	

## HB56AW873E-A Series

### Read-Modify-Write Cycle

Parameter	Symbol	HB56AW873E-A				Unit	Notes
		60 ns		70 ns			
		Min	Max	Min	Max		
Read-modify-write cycle time	$t_{RWC}$	155	—	181	—	ns	
$\overline{RAS}$ to $\overline{WE}$ delay time	$t_{RWD}$	90	—	103	—	ns	14
$\overline{CAS}$ to $\overline{WE}$ delay time	$t_{CWD}$	40	—	46	—	ns	14
Column address to $\overline{WE}$ delay time	$t_{AWD}$	55	—	63	—	ns	14
$\overline{OE}$ hold time from $\overline{WE}$	$t_{OEh}$	15	—	18	—	ns	

### Refresh Cycle

Parameter	Symbol	HB56AW873E-A				Unit	Notes
		60 ns		70 ns			
		Min	Max	Min	Max		
$\overline{CAS}$ setup time (CBR refresh cycle)	$t_{CSR}$	10	—	10	—	ns	
$\overline{CAS}$ hold time (CBR refresh cycle)	$t_{CHR}$	10	—	10	—	ns	
$\overline{WE}$ setup time (CBR refresh cycle)	$t_{WRP}$	5	—	5	—	ns	
$\overline{WE}$ hold time (CBR refresh cycle)	$t_{WRH}$	10	—	10	—	ns	
$\overline{RAS}$ precharge to $\overline{CAS}$ hold time	$t_{RPC}$	0	—	0	—	ns	

### Fast Page Mode Cycle

Parameter	Symbol	HB56AW873E-A				Unit	Notes
		60 ns		70 ns			
		Min	Max	Min	Max		
Fast page mode cycle time	$t_{PC}$	40	—	45	—	ns	
Fast page mode $\overline{RAS}$ pulse width	$t_{RASP}$	—	100000	—	100000	ns	15
Access time from $\overline{CAS}$ precharge	$t_{CPA}$	—	40	—	45	ns	9, 16
$\overline{RAS}$ hold time from $\overline{CAS}$ precharge	$t_{CPRH}$	40	—	45	—	ns	

### Fast Page Mode Read-Modify-Write Cycle

Parameter	Symbol	HB56AW873E-A				Unit	Notes
		60 ns		70 ns			
		Min	Max	Min	Max		
Fast page mode read-modify-write cycle time	$t_{\text{HPRWC}}$	85	—	96	—	ns	
WE delay time from CAS precharge	$t_{\text{CPW}}$	60	—	68	—	ns	14

### Refresh

Parameter	Symbol	Max	Unit	Notes
Refresh period	$t_{\text{REF}}$	64	ms	4096 cycles

Notes: 1. AC measurements assume  $t_T = 5$  ns.

2. An initial pause of 200  $\mu$ s is required after power up followed by a minimum of eight initialization cycles (any combination of cycles containing  $\overline{\text{RAS}}$ -only refresh or  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh).
3. Operation with the  $t_{\text{RCD}}$  (max) limit insures that  $t_{\text{RAC}}$  (max) can be met,  $t_{\text{RCD}}$  (max) is specified as a reference point only; if  $t_{\text{RCD}}$  is greater than the specified  $t_{\text{RCD}}$  (max) limit, then access time is controlled exclusively by  $t_{\text{CAC}}$ .
4. Operation with the  $t_{\text{RAD}}$  (max) limit insures that  $t_{\text{RAC}}$  (max) can be met,  $t_{\text{RAD}}$  (max) is specified as a reference point only; if  $t_{\text{RAD}}$  is greater than the specified  $t_{\text{RAD}}$  (max) limit, then access time is controlled exclusively by  $t_{\text{AA}}$ .
5. Either  $t_{\text{OED}}$  or  $t_{\text{CDD}}$  must be satisfied.
6. Either  $t_{\text{DZO}}$  or  $t_{\text{DZC}}$  must be satisfied.
7.  $V_{\text{IH}}$  (min) and  $V_{\text{IL}}$  (max) are reference levels for measuring timing of input signals. Also, transition times are measured between  $V_{\text{IH}}$  (min) and  $V_{\text{IL}}$  (max).
8. Assumes that  $t_{\text{RCD}} \leq t_{\text{RCD}}$  (max) and  $t_{\text{RAD}} \leq t_{\text{RAD}}$  (max). If  $t_{\text{RCD}}$  or  $t_{\text{RAD}}$  is greater than the maximum recommended value shown in this table,  $t_{\text{RAC}}$  exceeds the value shown.
9. Measured with a load circuit equivalent to 1TTL loads and 100 pF.
10. Assumes that  $t_{\text{RCD}} \geq t_{\text{RCD}}$  (max) and  $t_{\text{RCD}} + t_{\text{CAC}}$  (max)  $\geq t_{\text{RAD}} + t_{\text{AA}}$  (max).
11. Assumes that  $t_{\text{RAD}} \geq t_{\text{RAD}}$  (max) and  $t_{\text{RCD}} + t_{\text{CAC}}$  (max)  $\leq t_{\text{RAD}} + t_{\text{AA}}$  (max).
12. Either  $t_{\text{RCH}}$  or  $t_{\text{RRH}}$  must be satisfied for a read cycles.
13.  $t_{\text{OFF}}$  (max) and  $t_{\text{OEZ}}$  (max) define the time at which the outputs achieve the open circuit condition and are not referred to output voltage levels.
14.  $t_{\text{WCS}}$ ,  $t_{\text{RWD}}$ ,  $t_{\text{CWD}}$ ,  $t_{\text{AWD}}$  and  $t_{\text{CPW}}$  are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if  $t_{\text{WCS}} \geq t_{\text{WCS}}$  (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if  $t_{\text{RWD}} \geq t_{\text{RWD}}$  (min),  $t_{\text{CWD}} \geq t_{\text{CWD}}$  (min), and  $t_{\text{AWD}} \geq t_{\text{AWD}}$  (min), or  $t_{\text{CWD}} \geq t_{\text{CWD}}$  (min),  $t_{\text{AWD}} \geq t_{\text{AWD}}$  (min), and  $t_{\text{CPW}} \geq t_{\text{CPW}}$  (min), the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
15.  $t_{\text{RASP}}$  defines  $\overline{\text{RAS}}$  pulse width in Fast page mode cycles.
16. Access time is determined by the longest among  $t_{\text{AA}}$ ,  $t_{\text{CAC}}$  and  $t_{\text{CPA}}$ .
17. All the  $V_{\text{CC}}$  and  $V_{\text{SS}}$  pin shall be supplied with the same voltages.
18. In delayed write or read-modify-write cycles,  $\overline{\text{OE}}$  must disable output buffer prior to applying data to the device.

---

## HB56AW873E-A Series

---

19. When output buffers are enable once, sustain the low impedance state until valid data is obtained. when output buffer is turned on and off within a vary short time, generally it causes large  $V_{CC}/V_{SS}$  line noise, which causes to degrade  $V_{IH}$  min/ $V_{IL}$  max level.


20. XXX: H or L (H:  $V_{IH}(\min) \leq V_{IN} \leq V_{IH}(\max)$ , L:  $V_{IL}(\min) \leq V_{IN} \leq V_{IL}(\max)$ )

//////: Invalid Dout

When the address, clock and input pins are not described on timing waveforms, their pins must be applied  $V_{IH}$  or  $V_{IL}$ .


Timing Waveform \*20

Read Cycle




# HB56AW873E-A Series

## Early Write Cycle




Delayed Write Cycle\*18




# HB56AW873E-A Series

## Read-Modify-Write Cycle\*18






**$\overline{\text{RAS}}$ -Only Refresh Cycle**




**$\overline{\text{CAS}}$ -Before- $\overline{\text{RAS}}$  Refresh Cycle**




# HB56AW873E-A Series

## Fast Page Mode Read Cycle




Fast Page Mode Early Write Cycle




# HB56AW873E-A Series

## Fast Page Mode Delayed Write Cycle\*18




Fast Page Mode Read-Modify-Write Cycle\*18



# HB56AW873E-A Series

## Physical Outline

### HB56AW873E-A Series



When using this document, keep the following in mind:

1. This document may, wholly or partially, be subject to change without notice.
2. All rights are reserved: No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without Hitachi's permission.
3. Hitachi will not be held responsible for any damage to the user that may result from accidents or any other reasons during operation of the user's unit according to this document.
4. Circuitry and other examples described herein are meant merely to indicate the characteristics and performance of Hitachi's semiconductor products. Hitachi assumes no responsibility for any intellectual property claims or other problems that may result from applications based on the examples described herein.
5. No license is granted by implication or otherwise under any patents or other rights of any third party or Hitachi, Ltd.
6. **MEDICAL APPLICATIONS:** Hitachi's products are not authorized for use in **MEDICAL APPLICATIONS** without the written consent of the appropriate officer of Hitachi's sales company. Such use includes, but is not limited to, use in life support systems. Buyers of Hitachi's products are requested to notify the relevant Hitachi sales offices when planning to use the products in **MEDICAL APPLICATIONS**.

---

---

# HITACHI

## Hitachi, Ltd.

Semiconductor & IC Div.  
Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100, Japan  
Tel: Tokyo (03) 3270-2111  
Fax: (03) 3270-5109

### For further information write to:

Hitachi America, Ltd.  
Semiconductor & IC Div.  
2000 Sierra Point Parkway  
Brisbane, CA. 94005-1835  
U S A  
Tel: 415-589-8300  
Fax: 415-583-4207

Hitachi Europe GmbH  
Electronic Components Group  
Continental Europe  
Dornacher Straße 3  
D-85622 Feldkirchen  
München  
Tel: 089-9 91 80-0  
Fax: 089-9 29 30 00

Hitachi Europe Ltd.  
Electronic Components Div.  
Northern Europe Headquarters  
Whitebrook Park  
Lower Cookham Road  
Maidenhead  
Berkshire SL6 8YA  
United Kingdom  
Tel: 0628-585000  
Fax: 0628-778322

Hitachi Asia Pte. Ltd.  
16 Collyer Quay #20-00  
Hitachi Tower  
Singapore 0104  
Tel: 535-2100  
Fax: 535-1533

Hitachi Asia (Hong Kong) Ltd.  
Unit 706, North Tower,  
World Finance Centre,  
Harbour City, Canton Road  
Tsim Sha Tsui, Kowloon  
Hong Kong  
Tel: 27359218  
Fax: 27306071

Copyright © Hitachi, Ltd., 1997. All rights reserved. Printed in Japan.

---

## **HB56AW873E-A Series**

---

### **Revision Record**

<b>Rev.</b>	<b>Date</b>	<b>Contents of Modification</b>	<b>Drawn by</b>	<b>Approved by</b>
1.0	Aug. 29, 1997	Initial issue (referred to HM5164800A/5165800A Series Rev. 1.0)		

---