



16 x 16-BIT PARALLEL CMOS MULTIPLIERS

IDT7216L  
IDT7217L

FEATURES:

- 16 x 16 parallel multiplier with double precision product
- 20ns clocked multiply time
- Low power consumption: 120mA
- Produced with advanced submicron CEMOS™ high-performance technology
- IDT7216L is pin- and functionally-compatible with TRW MPY016H/K and AMD Am29516
- IDT7217L requires only single clock with register enables making it pin- and functionally-compatible with AMD Am29517
- Configured for easy array expansion
- User-controlled option for transparent output register mode
- Round control for rounding the MSP
- Single 5V power supply
- Input and output directly TTL- compatible
- Three-state output
- Available in plastic DIP, Shrink-DIP, Fine-Pitch LCC, LCC, PLCC, Flatpack and Pin Grid Array
- Military product compliant to MIL-STD-883, Class B
- Standard Military Drawing# 5962-87531 is pending listing on this function. Refer to Section 2/page 2-4.

DESCRIPTION:

The IDT7216/IDT7217 are high-speed, low-power 16 x 16-bit multipliers ideal for fast, real time digital signal processing applications. Utilization of a modified Booths algorithm and IDT's high-performance, submicron CEMOS technology, has achieved speeds comparable to bipolar (20ns max.), at 1/10th the power consumption.

The IDT7216/IDT7217 are ideal for applications requiring high-speed multiplication such as fast Fourier transform analysis, digital filtering, graphic display systems, speech synthesis and recognition and in any system requirement where multiplication speeds of a mini/microcomputer are inadequate.



All input registers, as well as LSP and MSP output registers, use the same positive edge-triggered D-type flip-flop. In the IDT7216, there are independent clocks (CLKX, CLKY, CLKM, CLKL) associated with each of these registers. The IDT7217 has only a single clock input (CLK) and three register enables, ENX and ENY control the two input registers, while ENP controls the entire product.

The IDT7216/IDT7217 offer additional flexibility with the FA control and MSPSEL functions. The FA control formats the output for two's complement by shifting the MSP up one bit and then repeating the sign bit in the MSB of the LSP. The MSPSEL low selects the MSP to be available at the product output port, while a high selects the LSP to be available. Keeping this pin low will ensure compatibility with the TRW MPY016H.

The IDT7216/IDT7217 multipliers are manufactured in compliance with the latest revision of MIL-STD-883, Class B, making them ideally suited to applications demanding the highest level of performance and reliability.

7

FUNCTIONAL BLOCK DIAGRAMS



CEMOS is a trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

DECEMBER 1987

4825771 INTEGRATED DEVICE

97D 01919 D


IDT7216L/IDT7217L 16 x 16-BIT  
PARALLEL CMOS MULTIPLIERS

MILITARY AND COMMERCIAL TEMPERATURE RANGES

T-45-07


PIN CONFIGURATIONS

IDT7216



64-PIN DIP  
TOP VIEW


IDT7216/IDT7217



68-PIN SHRINK-DIP  
TOP VIEW

\*(IDT7217 Pin Designation)

IDT7217



64-PIN DIP  
TOP VIEW

4825771 INTEGRATED DEVICE

97D 01920 D

IDT7216L/IDT7217L 16 x 16-BIT  
PARALLEL CMOS MULTIPLIERS

MILITARY AND COMMERCIAL TEMPERATURE RANGES

T-45-07

PIN CONFIGURATIONS (CONTINUED)

IDT7216/IDT7217

11		NC	X <sub>13</sub>	X <sub>15</sub>	RND	Y <sub>M</sub>	V <sub>CC</sub>	GND	FT	$\overline{OE}P$		
10	X <sub>11</sub>	X <sub>12</sub>	X <sub>14</sub>	CLKX or ENX*	X <sub>M</sub>	V <sub>CC</sub>	GND	$\overline{MSPSEL}$	FA	CLKM or ENP*	NC	
09	X <sub>9</sub>	X <sub>10</sub>	G68-2								P <sub>30</sub> , P <sub>14</sub>	P <sub>31</sub> , P <sub>15</sub>
08	X <sub>7</sub>	X <sub>8</sub>									P <sub>28</sub> , P <sub>12</sub>	P <sub>29</sub> , P <sub>13</sub>
07	X <sub>5</sub>	X <sub>6</sub>									P <sub>28</sub> , P <sub>10</sub>	P <sub>27</sub> , P <sub>11</sub>
06	X <sub>3</sub>	X <sub>4</sub>									P <sub>24</sub> , P <sub>8</sub>	P <sub>25</sub> , P <sub>9</sub>
05	X <sub>1</sub>	X <sub>2</sub>									P <sub>22</sub> , P <sub>6</sub>	P <sub>23</sub> , P <sub>7</sub>
04	$\overline{OEL}$	X <sub>0</sub>									P <sub>20</sub> , P <sub>4</sub>	P <sub>21</sub> , P <sub>5</sub>
03	CLKY or ENY*	CLKL or CLK*									P <sub>18</sub> , P <sub>2</sub>	P <sub>19</sub> , P <sub>3</sub>
02	NC	Y <sub>0</sub> , P <sub>0</sub>								Y <sub>2</sub> , P <sub>2</sub>	Y <sub>4</sub> , P <sub>4</sub>	Y <sub>6</sub> , P <sub>6</sub>
01		Y <sub>1</sub> , P <sub>1</sub>	Y <sub>3</sub> , P <sub>3</sub>	Y <sub>5</sub> , P <sub>5</sub>	Y <sub>7</sub> , P <sub>7</sub>	Y <sub>9</sub> , P <sub>9</sub>	Y <sub>11</sub> , P <sub>11</sub>	Y <sub>13</sub> , P <sub>13</sub>	Y <sub>15</sub> , P <sub>15</sub>	NC		
		A	B	C	D	E	F	G	H	J	K	L

Pin 1 Designator

\*Pin designation for IDT7217

PGA TOP VIEW

7





4825771 INTEGRATED DEVICE

97D 01921 D

IDT7216L/IDT7217L 16 x 16-BIT  
PARALLEL CMOS MULTIPLIERS

MILITARY AND COMMERCIAL TEMPERATURE RANGES

T-45-07



4825771 INTEGRATED DEVICE

97D 01922 D

IDT7216L/IDT7217L 16 x 16-BIT  
PARALLEL CMOS MULTIPLIERS

MILITARY AND COMMERCIAL TEMPERATURE RANGES

ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

SYMBOL	RATING	COMMERCIAL	MILITARY	UNIT
V <sub>TERM</sub>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
T <sub>A</sub>	Operating Temperature	0 to +70	-55 to +125	°C
T <sub>BIAS</sub>	Temperature Under Bias	-55 to +125	-65 to +135	°C
T <sub>STG</sub>	Storage Temperature	-55 to +125	-65 to +155	°C
I <sub>OUT</sub>	DC Output Current	50	50	mA

RECOMMENDED DC OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V <sub>CCM</sub>	Military Supply Voltage	4.5	5.0	5.5	V
V <sub>CC</sub>	Commercial Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
V <sub>IH</sub>	Input High Voltage	2.0	-	-	V
V <sub>IL</sub>	Input Low Voltage	-	-	0.8	V

T-45-07

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC ELECTRICAL CHARACTERISTICS-FAST

(Commercial V<sub>CC</sub> = 5V ± 10%, T<sub>A</sub> = 0°C to +70°C, Military V<sub>CC</sub> = 5V ± 10%, T<sub>A</sub> = -55°C to +125°C) for Commercial clocked multiply times of 20, 25, 35, 45, 55, 65ns or Military, 25, 30, 40, 55, 65, 75ns

SYMBOL	PARAMETER	TEST CONDITIONS	COMMERCIAL		MILITARY		UNIT
			MIN.	TYP. <sup>(1)</sup> MAX.	MIN.	TYP. <sup>(1)</sup> MAX.	
I <sub>I1</sub>	Input Leakage Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = 0 to V <sub>CC</sub>	-	- 10	-	- 20	μA
I <sub>I0</sub>	Output Leakage Current	Hi Z, V <sub>CC</sub> = Max., V <sub>OUT</sub> = 0 to V <sub>CC</sub>	-	- 10	-	- 20	μA
I <sub>CC</sub> <sup>(2)</sup>	Operating Power Supply Current	Outputs Open Measured at 10MHz <sup>(2)</sup>	-	40 80	-	40 100	mA
I <sub>CC01</sub>	Quiescent Power Supply Current	V <sub>IN</sub> ≥ V <sub>IH</sub> , V <sub>IN</sub> ≤ V <sub>IL</sub>	-	20 40	-	20 50	mA
I <sub>CC02</sub>	Quiescent Power Supply Current	V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.2V, V <sub>IN</sub> ≤ 0.2V	-	4 20	-	4 25	mA
I <sub>CC</sub> /f <sup>(2,3)</sup>	Increase in Power Supply Current MHz	V <sub>CC</sub> = Max., f > 10MHz	-	- 4	-	- 6	mA/MHz
V <sub>OH</sub>	Output High Voltage	V <sub>CC</sub> = Min., I <sub>OH</sub> = -2.0mA	2.4	- -	2.4	- -	V
V <sub>OL</sub> <sup>(4)</sup>	Output Low Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 4mA	-	- 0.4	-	- 0.4	V

7

NOTES:

1. Typical implies V<sub>CC</sub> = 5V and T<sub>A</sub> = +25°C.
2. I<sub>CC</sub> is measured at 10MHz and V<sub>IN</sub> = 0 to 3V. For frequencies greater than 10MHz, the following equation is used for the commercial range: I<sub>CC</sub> = 80 + 4(f-10)mA; for the military range, I<sub>CC</sub> = 100 + 6(f-10). f = operating frequency in MHz, f = 1/t<sub>MUC</sub> for IDT7216 and f = 1/t<sub>MC</sub> for IDT7217.
3. For frequencies greater than 10MHz.
4. I<sub>OL</sub> = 8mA for t<sub>MUC</sub> = 20 to 55ns

DC ELECTRICAL CHARACTERISTICS-SLOW

(Commercial V<sub>CC</sub> = 5V ± 10%, T<sub>A</sub> = 0°C to +70°C, Military V<sub>CC</sub> = 5V ± 10%, T<sub>A</sub> = -55°C to +125°C) for Commercial clocked multiply times of 75, 95, 140ns or Military, 90, 120, 185ns

SYMBOL	PARAMETER	TEST CONDITIONS	COMMERCIAL		MILITARY		UNIT
			MIN.	TYP. <sup>(1)</sup> MAX.	MIN.	TYP. <sup>(1)</sup> MAX.	
I <sub>I1</sub>	Input Leakage Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = 0 to V <sub>CC</sub>	-	- 2	-	- 10	μA
I <sub>I0</sub>	Output Leakage Current	Hi Z, V <sub>CC</sub> = Max., V <sub>OUT</sub> = 0 to V <sub>CC</sub>	-	- 2	-	- 10	μA
I <sub>CC</sub> <sup>(2)</sup>	Operating Power Supply Current	Outputs Open Measured at 10MHz <sup>(2)</sup>	-	30 60	-	30 80	mA
I <sub>CC01</sub>	Quiescent Power Supply Current	V <sub>IN</sub> ≥ V <sub>IH</sub> , V <sub>IN</sub> ≤ V <sub>IL</sub>	-	10 30	-	10 30	mA
I <sub>CC02</sub>	Quiescent Power Supply Current	V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.2V, V <sub>IN</sub> ≤ 0.2V	-	0.1 1.0	-	1.0 2.0	mA
I <sub>CC</sub> /f <sup>(2,3)</sup>	Increase in Power Supply Current MHz	V <sub>CC</sub> = Max., f > 10MHz	-	- 4	-	- 6	mA/MHz
V <sub>OH</sub>	Output High Voltage	V <sub>CC</sub> = Min., I <sub>OH</sub> = -2.0mA	2.4	- -	2.4	- -	V
V <sub>OL</sub>	Output Low Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 4mA	-	- 0.4	-	- 0.4	V

NOTES:

1. Typical implies V<sub>CC</sub> = 5V and T<sub>A</sub> = +25°C.
2. I<sub>CC</sub> is measured at 10MHz and V<sub>IN</sub> = 0 to 3V. For frequencies greater than 10MHz, the following equation is used for the commercial range: I<sub>CC</sub> = 60 + 4(f-10)mA, where f = operating frequency in MHz; for the military range, I<sub>CC</sub> = 80 + 6(f-10) where f = operating frequency in MHz.
3. For frequencies greater than 10MHz.

4825771 INTEGRATED DEVICE

97D 01923 D

IDT7216L/IDT7217L 16 x 16-BIT  
PARALLEL CMOS MULTIPLIERS

MILITARY AND COMMERCIAL TEMPERATURE RANGES

CAPACITANCE ( $T_A = +25^\circ\text{C}, f = 1.0\text{MHz}$ )

SYMBOL	PARAMETER <sup>(1)</sup>	CONDITIONS	MAX.	UNIT
$C_{IN}$	Input Capacitance	$V_{IN} = 0\text{V}$	10	pF
$C_{OUT}$	Output Capacitance	$V_{OUT} = 0\text{V}$	12	pF

NOTE:

1. This parameter is sampled and not 100% tested.

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2





Figure 1. AC Output Test Load

Figure 2. Output Three-State Delay Load ( $V_X = 0\text{V}$  or  $2.6\text{V}$ )



NOTE:

1. Diagram shown for HIGH data only. Output transition may be opposite sense.

Figure 3. Set-Up And Hold Time




Figure 4. Three-State Control Timing Diagram

AC ELECTRICAL CHARACTERISTICS COMMERCIAL<sup>(3)</sup> ( $V_{CC} = 5\text{V} \pm 10\%$ ,  $T_A = 0^\circ\text{C}$  to  $+70^\circ\text{C}$ )

SYMBOL	PARAMETER	7216L20/25 7217L20/25		7216L35/45 7217L35/45		7216L55/65 7217L55/65		7216L75/90 7217L75/90		7216L140 7217L140		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
$t_{MUC}$	Unclocked Multiply Time	—	30/38	—	55/65	—	75/85	—	100/125	—	180	ns
$t_{MC}$	Clocked Multiply Time	—	20/25	—	35/45	—	55/65	—	75/90	—	140	ns
$t_S$	X, Y, RND Set-up Time	10/12	—	12/15	—	20	—	25	—	25	—	ns
$t_H$	X, Y, RND Hold Time	0/2	—	3	—	3	—	2/0	—	0	—	ns
$t_{PWH}$	Clock Pulse Width High	9/10	—	10/15	—	15	—	20	—	25	—	ns
$t_{PWL}$	Clock Pulse Width Low	9/10	—	10/15	—	20	—	20	—	25	—	ns
$t_{PDSEL}$	MSPSEL to Product Out	—	18/20	—	25	—	25/30	—	30/35	—	40	ns
$t_{PDP}$	Output Clock to P	—	18/20	—	25	—	30	—	35	—	40	ns
$t_{PDY}$	Output Clock to Y	—	18/20	—	25	—	30	—	35	—	40	ns
$t_{ENA}$	3-State Enable Time <sup>(2)</sup>	—	18/20	—	25	—	30/35	—	35	—	40	ns
$t_{DIS}$	3-State Disable Time <sup>(2)</sup>	—	15/18	—	22	—	25	—	30	—	40	ns
$t_S$	Clock Enable Set-up Time (IDT7217 only)	10	—	10	—	10	—	25	—	25	—	ns
$t_H$	Clock Enable Hold Time (IDT7217 only)	0/2	—	3	—	3	—	3	—	3	—	ns
$t_{HCL}$	Clock Low Hold Time CLKXY Relative to CLKML (IDT7216 only) <sup>(1)</sup>	0	—	0	—	0	—	0	—	0	—	ns

NOTES:

- To ensure that the correct product is entered in the output registers, new data may not be entered into the registers before the output registers have been clocked.
- Transition is measured +500mV from steady state voltage with loading specified in Figure 2.
- For test load, see Figure 1.

4825771 INTEGRATED DEVICE

97D 01924 D

T-45-07

IDT7216L/IDT7217L 16 x 16-BIT  
PARALLEL CMOS MULTIPLIERS

MILITARY AND COMMERCIAL TEMPERATURE RANGES

AC ELECTRICAL CHARACTERISTICS MILITARY <sup>(3)</sup> ( $V_{CC} = 5V \pm 10\%$ ,  $T_A = -55^\circ C$  to  $+125^\circ C$ )

SYMBOL	PARAMETER	7216L25/30 7217L25/30		7216L40/55 7217L40/55		7216L65/75 7217L65/75		7216L90/120 7217L90/120		7216L185 7217L185		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
$t_{MUC}$	Unlocked Multiply Time	-	38/43	-	60/75	-	85/95	-	125/160	-	230	ns
$t_{MC}$	Clocked Multiply Time	-	25/30	-	40/55	-	65/75	-	90/120	-	185	ns
$t_s$	X, Y, RND Set-up Time	12	-	15/20	-	25	-	30	-	30	-	ns
$t_H$	X, Y, RND Hold Time	2	-	3	-	3	-	2/0	-	0	-	ns
$t_{PWH}$	Clock Pulse Width High	10	-	15	-	15	-	25/30	-	30	-	ns
$t_{PWL}$	Clock Pulse Width Low	10	-	15	-	15	-	25/30	-	30	-	ns
$t_{PSEL}$	MSPSEL to Product Out	-	20	-	25/30	-	35	-	40	-	45	ns
$t_{PDP}$	Output Clock to P	-	20	-	25/30	-	30/35	-	40	-	45	ns
$t_{PDY}$	Output Clock to Y	-	20	-	25/30	-	30/35	-	40	-	45	ns
$t_{ENA}$	3-State Enable Time <sup>(2)</sup>	-	20	-	25	-	35/40	-	40	-	45	ns
$t_{DIS}$	3-State Disable Time <sup>(2)</sup>	-	18	-	25	-	25	-	40	-	45	ns
$t_s$	Clock Enable Set-up Time (IDT7217 only)	10	-	12/15	-	15	-	30	-	30	-	ns
$t_H$	Clock Enable Hold Time (IDT7217 only)	2	-	3	-	3	-	3	-	3	-	ns
$t_{HCL}$	Clock Low Hold Time CLKXY Relative to CLKML (IDT7216 only) <sup>(1)</sup>	0	-	0	-	0	-	0	-	0	-	ns

NOTES:

- To ensure that the correct product is entered in the output registers, new data may not be entered into the registers before the output registers have been clocked.
- Transition is measured +500mV from steady state voltage with loading specified in Figure 2.
- For test load, see Figure 1.

7




Figure 5. IDT7216 Timing Diagram

T.45-07




Figure 6. IDT7217 Timing Diagram




Figure 7. Simplified Timing Diagram—Typical Application



IDT7216L/IDT7217L 16 x 16-BIT  
PARALLEL CMOS MULTIPLIERS

MILITARY AND COMMERCIAL TEMPERATURE RANGES

T.45.07

**SIGNAL DESCRIPTIONS**

**INPUTS:**

**X<sub>IN</sub> (X<sub>15</sub> through X<sub>0</sub>)**

Sixteen Multiplicand Data Inputs.

**Y<sub>IN</sub> (Y<sub>15</sub> through Y<sub>0</sub>)**

Sixteen Multiplier Data Inputs. (This is also an output port for P<sub>15-0</sub>.)

**INPUT CLOCKS (IDT7216 ONLY)**

**CLKX**

The rising edge of this clock loads the X<sub>15-0</sub> data input register along with the X mode and round registers.

**CLKY**

The rising edge of this clock loads the Y<sub>15-0</sub> data input register along with the Y mode and round registers.

**CLKM**

The rising edge of this clock loads the Most Significant Product (MSP) register.

**CLKL**

The rising edge of this clock loads the Least Significant Product (LSP) register.

**INPUT CLOCKS (IDT7217 ONLY)**

**CLK**

The rising edge of this clock loads all registers.

**ENX**

Register enable for the X<sub>15-0</sub> data input register along with the X mode and round registers.

**ENY**

Register enable for the Y<sub>15-0</sub> data input register along with the Y mode and round registers.

**ENP**

Register enable for the Most Significant Product (MSP) and Least Significant Product (LSP).

**CONTROLS**

**X<sub>M</sub>, Y<sub>M</sub> (TCX, TCY)<sup>(1)</sup>**

Mode control Inputs for each data word. A LOW Input designates unsigned data Input and a HIGH Input designates two's complement.

**FA (RS)<sup>(1)</sup>**

When the format adjust control is HIGH, a full 32-bit product is selected. When this control is LOW, a left-shifted 31-bit product is selected with the sign bit replicated in the Least Significant Product (LSP). This control is normally HIGH except for certain fractional two's complement applications (see Multiplier Input/Output Formats).

**FT**

When this control is HIGH, both the Most Significant Product (MSP) and Least Significant Product (LSP) registers are transparent.

**OEL**

Three-state enable for routing LSP through Y<sub>IN</sub> /LSP<sub>OUT</sub> port.

**OEP**

Three-state enable for the product output port.

**RND**

Round control for the rounding of the Most Significant Product (MSP). When this control is HIGH, a one is added to the Most Significant Bit (MSB) of the Least Significant Product (LSP). Note that this bit depends on the state of the format adjust (FA) control. If FA is LOW when RND is HIGH, a one will be added to the 2<sup>-16</sup> bit (P<sub>14</sub>). If FA is HIGH when RND is HIGH, a one will be added to the 2<sup>-16</sup> bit (P<sub>6</sub>). In either case, the LSP output will reflect this addition when RND is HIGH. Note also that rounding always occurs in the positive direction which may introduce a systematic bias. The RND input is registered and clocked in at the rising edge of the logical OR of both CLKX and CLKY.

**MSPSEL**

When the MSPSEL is LOW, the Most Significant Product (MSP) is selected. When HIGH, the Least Significant Product (LSP) is available at the product output port.

**OUTPUTS**

**MSP (P<sub>31</sub> through P<sub>6</sub>)**

Most Significant Product output.

**LSP (P<sub>15</sub> through P<sub>0</sub>)**

Least Significant Product output.

**Y<sub>15-0</sub> /LSP<sub>OUT</sub> (Y<sub>15</sub> through Y<sub>0</sub> or P<sub>15</sub> through P<sub>0</sub>)**

Least Significant Product (LSP) Output available when OEL is LOW. This is also an output port for Y<sub>15-0</sub>.

7

**NOTE:**

1. TRW MPY016H/K pin designation.

4825771 INTEGRATED DEVICE

97D 01927 D

IDT7216L/IDT7217L 16 x 16-BIT  
PARALLEL CMOS MULTIPLIERS

MILITARY AND COMMERCIAL TEMPERATURE RANGES

T.45-07




Figure 8. Fractional Two's Complement Notation




Figure 9. Fractional Unsigned Magnitude Notation




Figure 10. Fractional Mixed Mode Notation




Figure 11. Integer Two's Complement Notation

\*In this format an overflow occurs in the attempted multiplication of the two's complement number 1,000 . . . 0 with 1,000.0 yielding an erroneous product of -1 in the fraction case and -2<sup>30</sup> in the integer case.



4825771 INTEGRATED DEVICE

97D 01928 D

IDT7216L/IDT7217L 16 x 16-BIT  
PARALLEL CMOS MULTIPLIERS

MILITARY AND COMMERCIAL TEMPERATURE RANGES

T.45.07



ORDERING INFORMATION

