

CYPRESS
SEMICONDUCTOR

PRELIMINARY

PAL22V10G
PAL22VP10G

Universal PAL® Device

Features

- Ultra high speed supports today's and tomorrow's fastest microprocessors
 - $t_{PD} = 5 \text{ ns}$
 - $t_{SU} = 2.5 \text{ ns}$
 - $f_{MAX} = 153.8 \text{ MHz}$
- Reduced ground bounce and undershoot
- PLCC and LCC packages with additional V_{CC} and V_{SS} pins for lowest ground bounce
- Up to 22 inputs and 10 outputs for more logic power
- Variable product terms
 - 8 to 16 per output
- 10 user-programmable output macrocells
 - Output polarity control

- Registered or combinatorial operation
- 2 new feedback paths (PAL22VP10G)
- Synchronous PRESET, asynchronous RESET, and PRELOAD capability for flexible design and testability
- High reliability
 - Proven Ti-W fuse technology
 - AC and DC tested at the factory
- Security Fuse





Functional Description

The Cypress PAL22V10G and PAL22VP10G are second-generation programmable array logic devices. Using BiCMOS process and Ti-W fuses, the PAL22V10G and PAL22VP10G use the familiar sum-of-products (AND-OR) logic

structure and a new concept, the programmable macrocell.

Both the PAL22V10G and PAL22VP10G provide 12 dedicated input pins and 10 I/O pins (see Logic Block Diagram). By selecting each I/O pin as either permanent or temporary input, up to 22 inputs can be achieved. Applications requiring up to 21 inputs and a single output, down to 12 inputs and 10 outputs can be realized. The output enable product term available on each I/O allows this selection.

The PAL22V10G and PAL22VP10G feature variable product term architecture, where 8 to 16 product terms are allocated to each output. This structure permits more applications to be implemented with these devices than with other PAL devices that have fixed number of product terms for each output.

Logic Block Diagram and PDIP (P)/CDIP (D) Pin Configuration**Pin Configurations**

PM is a registered trademark of Monolithic Memories Inc.



PRELIMINARY

PAL22V10G
PAL22VP10G**Functional Description (continued)**

Additional features include common synchronous preset and asynchronous reset product terms. They eliminate the need to use standard product terms for initialization functions.

Both the PAL22V10G and PAL22VP10G automatically reset on power-up. In addition, the preload capability allows the output registers to be set to any desired state during testing.

A security fuse is provided on each of these two devices to prevent copying of the device fuse pattern.


With the programmable macrocells and variable product term architecture, the PAL22V10G and PAL22VP10G can implement logic functions in the 700 to 800 gate array complexity, with the inherent advantages of programmable logic.

Programmable Macrocell

The PAL22V10G and PAL22VP10G each has 10 programmable output macrocells (see Macrocell figure). On the PAL22V10G two fuses (C_1 and C_0) can be programmed to configure output in one of four ways. Accordingly, each output can be registered or combinatorial with an active HIGH or active LOW polarity. The feedback to the array is also from this output (see Figure 1). An additional fuse (C_2) in the PAL22VP10G provides for two feedback paths (see Figure 2).

Programming

The PAL22V10G and PAL22VP10G can be programmed using the QuickPro II programmer available from Cypress Semiconductor and also with Data I/O, Logical Devices, STAG and other programmers. Please contact your local Cypress representative for further information.

Macrocell**Key:**

AR = Asynchronous RESET
SP = Synchronous PRESET
OE = Output Enable
CP = Clock Pulse

v10g-5

Output Macrocell Configuration

$C_2[1]$	C_1	C_0	Output Type	Polarity	Feedback
0	0	0	Registered	Active LOW	Registered
0	0	1	Registered	Active HIGH	Registered
X	1	0	Combinatorial	Active LOW	I/O
X	1	1	Combinatorial	Active HIGH	I/O
1	0	0	Registered	Active LOW	I/O ^[1]
1	0	1	Registered	Active HIGH	I/O ^[1]

Notes:

1. PAL22V10G only.




PRELIMINARY


PAL22V10G
PAL22VP10G

4


PLDS




REGISTER FEEDBACK, REGISTERED, ACTIVE-LOW OUTPUT



REGISTER FEEDBACK, REGISTERED, ACTIVE-HIGH OUTPUT




I/O FEEDBACK, COMBINATORIAL, ACTIVE-LOW OUTPUT




I/O FEEDBACK, COMBINATORIAL, ACTIVE-HIGH OUTPUT

Figure 1. PAL22V10G and PAL22VP10G Macrocell Configurations



I/O FEEDBACK, REGISTERED, ACTIVE-LOW OUTPUT



I/O FEEDBACK, REGISTERED, ACTIVE-HIGH OUTPUT

Figure 2. Additional Macrocell Configurations for the PAL22V10G



PRELIMINARY

PAL22V10G
PAL22VP10G

Selection Guide

		22V10G-5 22VP10G-5	22V10G-6 22VP10G-6	22V10G-7 22VP10G-7	22V10G-10 22VP10G-10
I _{CC} (mA)	Commercial	190	190	190	190
	Military			190	190
t _{PD} (ns)	Commercial	5/5.5	6.0	7.5	10
	Military			7.5	10
t _S (ns)	Commercial	2.5	3.0	3.0	3.6
	Military			3.0	3.6
t _{CO} (ns)	Commercial	4/4.5	5.5	6.0	7.5
	Military			6.0	7.5/9.5
f _{MAX} (MHz)	Commercial	153/142	117	111	90
	Military			111	90/76

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature - 65°C to +150°C

Ambient Temperature with

Power Applied - 55°C to +125°C

Supply Voltage to Ground Potential - 0.5V to +7.0V

DC Voltage Applied to Outputs

in High Z State - 0.5V to V_{CC}DC Input Voltage - 0.5V to V_{CC}DC Input Current - 30 mA to +5 mA
(except during programming)

DC Program Voltage 10V

Operating Range

Range	Ambient Temperature	V _{CC}
Commercial	0°C to +70°C	5V ± 5%
Military ^[2]	- 55°C to +125°C	5V ± 10%

DC Electrical Characteristics Over the Operating Range

Parameter	Description	Test Conditions			Min.	Max.	Units
V _{OH}	Output HIGH Voltage	V _{CC} = Min., V _{IN} = V _{IH} or V _{IL}	I _{OH} = − 3.2 mA	Com'l	2.4		V
			I _{OH} = − 2 mA	Mil	2.4		V
V _{OL}	Output LOW Voltage	V _{CC} = Min., V _{IN} = V _{IH} or V _{IL}	I _{OL} = 16 mA	Com'l		0.5	V
			I _{OL} = 12 mA	Mil		0.5	V
V _{IH}	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for All Inputs ^[3]			2.0		V
V _{IL}	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for All Inputs ^[3]				0.8	V
I _I X	Input Leakage Current	V _{SS} ≤ V _{IN} ≤ 2.7V, V _{CC} = Max.			− 250	50	μA
I _I	Maximum Input Current	V _{IN} = V _{CC} , V _{CC} = Max.	Com'l			100	μA
			Mil			250	μA
I _{OZ}	Output Leakage Current	V _{CC} = Max., V _{SS} ≤ V _{OUT} ≤ V _{CC}			− 100	100	μA
I _{SC}	Output Short Circuit Current	V _{CC} = Max., V _{OUT} = 0.5V ^[4]			− 30	− 120	mA
I _{CC}	Power Supply Current	V _{CC} = Max., V _{IN} = GND, Outputs Open	Com'l			190	mA
			Mil			190	

Notes:

2. t_A is the "instant on" case temperature.

3. These are absolute values with respect to device ground. All overshoots due to system or tester noise are included.

4. Not more than one output should be tested at a time. Duration of the short circuit should not be more than one second. V_{OUT} = 0.5V has been chosen to avoid test problems caused by tester ground degradation.

Switching Characteristics^[5]

Parameter	Description	22V10G-5 22VP10G-5		22V10G-6 22VP10G-6		22V10G-7 22VP10G-7		22V10G-10 ^[6] 22VP10G-10 ^[6]		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t _{PD}	Input to Output Propagation Delay ^[7]	1	5 (PLCC) 5.5 (PDIP)	1	6	2	7.5	2	10	ns
t _{EA}	Input to Output Enable Delay	1	6	1	6	2	7.5	2	10	ns
t _{ER}	Input to Output Disable Delay ^[8]	1	5	1	6	2	7.5	2	10	ns
t _{CO}	Clock to Output Delay ^[7]	1	4 (PLCC) 4.5 (PDIP)	1	5.5	1	6.0	1	7.5/9.5	ns
t _S	Input or Feedback Set-Up Time	2.5		3		3		3.6		ns
t _H	Input Hold Time	0		0		0		0		ns
t _P	External Clock Period (t _{CO} + t _S)	6.5 (PLCC) 7 (PDIP)		8.5		9		11.1/13.1		ns
t _{WH}	Clock Width HIGH ^[9]	3		3		3		3		ns
t _{WL}	Clock Width LOW ^[9]	3		3		3		3		ns
f _{MAX1}	External Maximum Frequency (1/(t _{CO} + t _S)) ^[10]	153.8 (PLCC) 142.8 (PDIP)		117		111		90/76		MHz
f _{MAX2}	Data Path Maximum Frequency (1/(t _{WH} + t _{WL})) ^[9, 11]	166		166		166		166		MHz
f _{MAX3}	Internal Feedback Maximum Frequency (1/(t _{CF} + t _S)) ^[12]	181.8 (PLCC) 166 (PDIP)		142		133		100/90		MHz
t _{CF}	Register Clock to Feedback Input ^[13]		3 (PLCC) 3.5 (PDIP)		4		4.5		6.4/7.5	ns
t _{AW}	Asynchronous Reset Width	6		7.5		8.5		10		ns
t _{AR}	Asynchronous Reset Recovery Time	4		4		5		6		ns
t _{AP}	Asynchronous Reset to Registered Output Delay	2	7	2	11	2	12	2	12	ns
t _{SPR}	Synchronous Preset Recovery Time	4		4		5		6		ns
t _{PR}	Power-Up Reset Time ^[14]	1		1		1		1		μs

Capacitance^[9]

Parameter	Description	Typ.	Unit
C _{IN}	Input Capacitance	6	pF
C _{OUT}	Output Capacitance	8	pF

Notes:

- AC test load used for all parameters except where noted.
- If an entry in this column consists of two numbers, the second number is for the military version in CDIP packages.
- This specification is guaranteed for all device outputs changing state in a given access cycle.
- This parameter is measured as the time after output disable input that the previous output data state remains stable on the output. This delay is measured to the point at which a previous HIGH level has fallen to 0.5 volts below V_{OH} min. or a previous LOW level has risen to 0.5 volts above V_{OL} max.
- Tested initially and after any design or process changes that may affect these parameters.
- This specification indicates the guaranteed maximum frequency at which a state machine configuration with external feedback can operate.
- This specification indicates the guaranteed maximum frequency at which an individual output register can be cycled.
- This specification indicates the guaranteed maximum frequency at which a state machine configuration with internal-only feedback can operate. This parameter is tested periodically by sampling production product.
- This parameter is calculated from the clock period at f_{MAX} internal (f_{MAX3}) as measured (see Note 11) minus t_S.
- The registers in the PAL22V10G and PAL22VP10G have been designed with the capability to reset during system power-up. Following power-up, all registers will be reset to a logic LOW state. The output state will depend on the polarity of the output buffer. This feature is useful in establishing state machine initialization. To insure proper operation, the rise in V_{CC} must be monotonic and the timing constraints depicted in power-up reset waveforms must be satisfied.

4



PLDs




PRELIMINARY

PAL22V10G
PAL22VP10G


AC Test Loads and Waveforms

 $C_L^{[15]} = 50 \text{ pF}$

Equivalent to: THEVENIN EQUIVALENT





Equivalent to: THEVENIN EQUIVALENT



Parameter	V _X	Output Waveform—Measurement Level
t _{ER} (-)	1.5V	V _{OH} 0.5V V _X v10g-13
t _{ER} (+)	2.6V	V _{OL} 0.5V V _X v10g-14
t _{EA} (+)	1.5V	V _X 0.5V V _{OH} v10g-15
t _{EA} (-)	1.5V	V _X 0.5V V _{OL} v10g-16

Switching Waveform


Power-Up Reset Waveform^[14]

Notes:

15. C_L = 5 pF for t_{ER} measurement for all packages.



PRELIMINARY

PAL22V10G
PAL22VP10GPreload Waveform^[16]4
PLDs

Notes:

16. Pins 4 (5), 5 (6), 7 (9) at V_{ILP} ; Pins 10 (12) and 11 (13) at V_{IHP} ; V_{CC} (Pin 24 (1 and 28)) at V_{CCP} 17. Pins 2-8 (3-7, 9, 10), 10 (12), 11 (13) can be set at V_{IHP} or V_{ILP} to insure asynchronous reset is not active.

D/P (J/L) Pinouts

Forced Level on Register Pin During Preload	Register Q Output State After Preload
V_{IHP}	HIGH
V_{ILP}	LOW

Name	Description	Min.	Max.	Unit
V_{PP}	Programming Voltage	9.25	9.75	V
t_{DPR1}	Delay for Preload	1		μs
t_{DPR2}	Delay for Preload	0.5		μs
V_{ILP}	Input LOW Voltage	0	0.4	V
V_{IHP}	Input HIGH Voltage	3	4.75	V
V_{CCP}	V_{CC} for Preload	4.75	5.25	V


v10g-20



PRELIMINARY

PAL22V10G
PAL22VP10G

Functional Logic Diagram for PAL22V10G/PAL22VP10G





PRELIMINARY

PAL22V10G
PAL22VP10G

Ordering Information

I _{CC} (mA)	t _{PD} (ns)	f _{MAX} (MHz)	Ordering Code	Package Name	Package Type	Operating Range
190	5	153.8	PAL22V10G-5JC	J64	28-Lead Plastic Leaded Chip Carrier	Commercial
		142.8	PAL22V10G-5PC	P13	24-Lead (300-Mil) Molded DIP	Commercial
	6	117	PAL22V10G-6JC	J64	28-Lead Plastic Leaded Chip Carrier	Commercial
			PAL22V10G-6PC	P13	24-Lead (300-Mil) Molded DIP	Commercial
	7.5	111	PAL22V10G-7DC	D14	24-Lead (300-Mil) CerDIP	Commercial
			PAL22V10G-7JC	J64	28-Lead Plastic Leaded Chip Carrier	
			PAL22V10G-7PC	P13	24-Lead (300-Mil) Molded DIP	
			PAL22V10G-7LMB	L64	28-Pin Square Leadless Chip Carrier	Military
	10	90	PAL22V10G-10DC	D14	24-Lead (300-Mil) CerDIP	Commercial
			PAL22V10G-10JC	J64	28-Lead Plastic Leaded Chip Carrier	
			PAL22V10G-10PC	P13	24-Lead (300-Mil) Molded DIP	
			PAL22V10G-10DMB	D14	24-Lead (300-Mil) CerDIP	Military
		90	PAL22V10G-10LMB	L64	28-Pin Square Leadless Chip Carrier	

I _{CC} (mA)	t _{PD} (ns)	f _{MAX} (MHz)	Ordering Code	Package Type	Package Type	Operating Range
190	5	153.8	PAL22VP10G-5JC	J64	28-Lead Plastic Leaded Chip Carrier	Commercial
		142.8	PAL22VP10G-5PC	P13	24-Lead (300-Mil) Molded DIP	Commercial
	6	117	PAL22VP10G-6JC	J64	28-Lead Plastic Leaded Chip Carrier	Commercial
			PAL22VP10G-6PC	P13	24-Lead (300-Mil) Molded DIP	Commercial
	7.5	111	PAL22VP10G-7DC	D14	24-Lead (300-Mil) CerDIP	Commercial
			PAL22VP10G-7JC	J64	28-Lead Plastic Leaded Chip Carrier	
			PAL22VP10G-7PC	P13	24-Lead (300-Mil) Molded DIP	
			PAL22VP10G-7LMB	L64	28-Pin Square Leadless Chip Carrier	Military
	10	90	PAL22VP10G-10DC	D14	24-Lead (300-Mil) CerDIP	Commercial
			PAL22VP10G-10JC	J64	28-Lead Plastic Leaded Chip Carrier	
			PAL22VP10G-10PC	P13	24-Lead (300-Mil) Molded DIP	
			PAL22VP10G-10DMB	D14	24-Lead (300-Mil) CerDIP	Military
		90	PAL22VP10G-10LMB	L64	28-Pin Square Leadless Chip Carrier	

MILITARY SPECIFICATIONS

Group A Subgroup Testing

DC Characteristics

Parameters	Subgroups
V _{OH}	1, 2, 3
V _{OL}	1, 2, 3
V _{IH}	1, 2, 3
V _{IL}	1, 2, 3
I _{Ix}	1, 2, 3
I _{OZ}	1, 2, 3
I _{CC}	1, 2, 3

Switching Characteristics

Parameters	Subgroups
t _{PD}	7, 8, 9, 10, 11
t _{CO}	7, 8, 9, 10, 11
t _S	7, 8, 9, 10, 11
t _H	7, 8, 9, 10, 11

Document #: 38-A-00044

4

PLDs