



C8051F040/1/2/3

Mixed-Signal ISP FLASH MCU Family

ANALOG PERIPHERALS

10 or 12-Bit SAR ADC

- 12-Bit (C8051F040/1) or 10-bit (C8051F042/3) Resolution
- ± 1 LSB INL, guaranteed no missing codes
- Programmable Throughput up to 100 ksps
- 13 External Inputs; Single-Ended or Differential
- SW Programmable High Voltage Difference Amplifier
- Programmable Amplifier Gain: 16, 8, 4, 2, 1, 0.5
 Data-Dependent Windowed Interrupt Generator
- Data-Dependent windowed interrupt Gen
 Built-in Temperature Sensor
- 8-bit SAR ADC
 - Programmable Throughput up to 500 ksps
- www.DataSheet4U.com 8 External Inputs, Single-ended or differential
 - Programmable Amplifier Gain: 4, 2, 1, 0.5
 - Two 12-bit DACs
 - Can Synchronize Outputs to Timers for Jitter-Free Waveform Generation
 - Three Analog Comparators
 - Programmable Hysteresis/Response Time
 - Voltage Reference

- Precision VDD Monitor/Brown-Out Detector

ON-CHIP JTAG DEBUG & BOUNDARY SCAN


- On-Chip Debug Circuitry Facilitates Full- Speed, Non-Intrusive In-Circuit/In-System Debugging
- Provides Breakpoints, Single-Stepping, Watchpoints, Stack Monitor; Inspect/Modify Memory and Registers
- Superior Performance to Emulation Systems Using ICE-Chips, Target Pods, and Sockets
- IEEE1149.1 Compliant Boundary Scan
- Complete Development Kit

HIGH SPEED 8051 μC CORE

- Pipelined Instruction Architecture; Executes 70% of Instruction Set in 1 or 2 System Clocks
- Up to 25 MIPS Throughput with 25 MHz Clock
- 20 Vectored Interrupt Sources
- MEMORY
- 4352 Bytes Internal Data RAM (4k + 256)
- 64k Bytes FLASH; In-System programmable in 512-byte Sectors
- External 64k Byte Data Memory Interface (programmable multiplexed or non-multiplexed modes)

DIGITAL PERIPHERALS

- 8 Byte-Wide Port I/O (C8051F040/2); 5V tolerant
- 4 Byte-Wide Port I/O (C8051F041/3); 5V tolerant
- Bosch Controller Area Network (CAN 2.0B), Hardware SMBus™ (I²C™ Compatible), SPI™, and Two UART Serial Ports Available Concurrently
- Programmable 16-bit Counter/Timer Array with 6 Capture/Compare Modules
- 5 General Purpose 16-bit Counter/Timers
- Dedicated Watch-Dog Timer; Bi-directional Reset Pin CLOCK SOURCES
- Internal Calibrated Programmable Oscillator: 3 to 24.5 MHz
- External Oscillator: Crystal, RC, C, or Clock
- Real-Time Clock Mode using Timer 2, 3, 4, or PCA
- SUPPLY VOLTAGE 2.7V TO 3.6V
- Multiple Power Saving Sleep and Shutdown Modes 100-Pin TQFP and 64-Pin TQFP Packages Available Temperature Range: -40°C to +85°C



DS005-1.2MAY03

CYGNAL Integrated Products, Inc. © 2003





Notes

www.DataSheet4U.com

DS005-1.2MAY03 © 2003 Cygnal Integrated Products, Inc. www.DataSheet4U.com



C8051F040/1/2/3

TABLE OF CONTENTS

1.	SYSTEM OVERVIEW	.15
	1.1. CIP-51 [™] Microcontroller Core	.18
	1.1.1. Fully 8051 Compatible	.18
	1.1.2. Improved Throughput	.18
	1.1.3. Additional Features	.19
	1.2. On-Chip Memory	.20
	1.3. JTAG Debug and Boundary Scan	.21
	1.4. Programmable Digital I/O and Crossbar	
et4U.com	1.5. Trogrammable Counter Array	
	1.6. Controller Area Network	
	1.7. Serial Ports	
	1.8. 12-Bit Analog to Digital Converter	
	1.9. 8-Bit Analog to Digital Converter	
_	1.10. Comparators and DACs	.28
	ABSOLUTE MAXIMUM RATINGS	
3.	GLOBAL DC ELECTRICAL CHARACTERISTICS	
	PINOUT AND PACKAGE DEFINITIONS	
5.	12-BIT ADC (ADC0, C8051F040/1 ONLY)	
	5.1. Analog Multiplexer and PGA	
	5.1.1. Analog Input Configuration	
	5.2. High Voltage Difference Amplifier	
	5.3. ADC Modes of Operation	
	5.3.1. Starting a Conversion	
	5.3.2. Tracking Modes	
	5.3.3. Settling Time Requirements	
6.	5.4. ADC0 Programmable Window Detector	
0.	10-BIT ADC (ADC0, C8051F042/3 ONLY)6.1. Analog Multiplexer and PGA.	
	6.1.1. Analog Input Configuration	
	6.2. High Voltage Difference Amplifier	
	6.3. ADC Modes of Operation	
	6.3.1. Starting a Conversion	
	6.3.2. Tracking Modes	
	6.3.3. Settling Time Requirements	
	6.4. ADC0 Programmable Window Detector	
7.	8-BIT ADC (ADC2)	
	7.1. Analog Multiplexer and PGA	
	7.2. ADC2 Modes of Operation	
	7.2.1. Starting a Conversion	
	7.2.2. Tracking Modes	
	7.2.3. Settling Time Requirements	
	7.3. ADC2 Programmable Window Detector	
	7.3.1. Window Detector In Single-Ended Mode	.94

C8051F040/1/2/3	3
-----------------	---



	7.3.2. Window Detector In Differential Mode	06
Q	DACS, 12-BIT VOLTAGE MODE	
0.	8.1. DAC Output Scheduling	
	8.1.1. Update Output On-Demand	
	8.1.2. Update Output Based on Timer Overflow	
	8.2. DAC Output Scaling/Justification	
0	VOLTAGE REFERENCE (C8051F040/2)	
	• VOLTAGE REFERENCE (C00511040/2)	
	. COMPARATORS	
11	11.1.Comparator Inputs	
et4U.ap	CIP-51 MICROCONTROLLER	117
14	12.1. Instruction Set.	
	12.1.1. Instruction and CPU Timing	
	12.1.2. MOVX Instruction and Program Memory	
	12.2. Memory Organization	
	12.2.1. Program Memory	
	12.2.2. Data Memory	
	12.2.3. General Purpose Registers	
	12.2.4. Bit Addressable Locations	
	12.2.5. Stack	
	12.2.6. Special Function Registers	125
	12.2.6.1. SFR Paging	
	12.2.6.2. Interrupts and SFR Paging	
	12.2.6.3. SFR Page Stack Example	127
	12.2.7. Register Descriptions	140
	12.3. Interrupt Handler	142
	12.3.1. MCU Interrupt Sources and Vectors	
	12.3.2. External Interrupts	
	12.3.3. Interrupt Priorities	
	12.3.4. Interrupt Latency	
	12.3.5. Interrupt Register Descriptions	
	12.4. Power Management Modes	
	12.4.1. Idle Mode	
	12.4.2. Stop Mode	
13	. RESET SOURCES	
	13.1. Power-on Reset.	
	13.2. Power-fail Reset	
	13.3. External Reset	
	13.4. Missing Clock Detector Reset	
	13.5. Comparator0 Reset 13.6. External CNVSTR0 Pin Reset	157
	13.7. Watchdog Timer Reset	
	13.7.1. Enable/Reset WDT	
	13.7.2. Disable WDT	
	13.7.3. Disable WDT Lockout	



C8051F040/1/2/3

13.7.4. Setting WDT Interval	158
14. OSCILLATORS	161
14.1. Programmable Internal Oscillator	
14.2. External Oscillator Drive Circuit	163
14.3. System Clock Selection	163
14.4. External Crystal Example	165
14.5. External RC Example	165
14.6. External Capacitor Example	165
15. FLASH MEMORY	167
15.1. Programming The Flash Memory	
15.2. Non-volatile Data Storage	168
15.3. Security Options	
16. EXTERNAL DATA MEMORY INTERFACE AND ON-CHIP XRAM	173
16.1. Accessing XRAM	173
16.1.1. 16-Bit MOVX Example	
16.1.2. 8-Bit MOVX Example	
16.2. Configuring the External Memory Interface	
16.3. Port Selection and Configuration	
16.4. Multiplexed and Non-multiplexed Selection	
16.4.1. Multiplexed Configuration	
16.4.2. Non-multiplexed Configuration	177
16.5. Memory Mode Selection	
16.5.1. Internal XRAM Only	
16.5.2. Split Mode without Bank Select	
16.5.3. Split Mode with Bank Select	
16.5.4. External Only	179
16.6. Timing	
16.6.1. Non-multiplexed Mode	
16.6.1.1.16-bit MOVX: EMI0CF[4:2] = '101', '110', or '111'	
16.6.1.2.8-bit MOVX without Bank Select: EMI0CF[4:2] = '101' or '111'	
16.6.1.3.8-bit MOVX with Bank Select: EMI0CF[4:2] = '110'	
16.6.2. Multiplexed Mode	
16.6.2.1.16-bit MOVX: EMI0CF[4:2] = '001', '010', or '011'	
16.6.2.2.8-bit MOVX without Bank Select: EMI0CF[4:2] = '001' or '011'	
16.6.2.3.8-bit MOVX with Bank Select: EMI0CF[4:2] = '010'	
17. PORT INPUT/OUTPUT	
17.1. Ports 0 through 3 and the Priority Crossbar Decoder	
17.1.1. Crossbar Pin Assignment and Allocation	
17.1.2. Configuring the Output Modes of the Port Pins	
17.1.3. Configuring Port Pins as Digital Inputs	
17.1.4. Weak Pull-ups	
17.1.5. Configuring Port 1, 2, and 3 Pins as Analog Inputs	
17.1.6. External Memory Interface Pin Assignments	
17.1.7. Crossbar Pin Assignment Example	
17.2. Ports 4 through 7 (C8051F040/F042 only)	208

C8051	F040	/1/2/3
	I UTU	



	17.2.1. Configuring Ports which are not Pinned Out	208
	17.2.2. Configuring the Output Modes of the Port Pins	
	17.2.3. Configuring Port Pins as Digital Inputs	
	17.2.4. Weak Pull-ups	
	17.2.5. External Memory Interface	
18.	CONTROLLER AREA NETWORK (CAN0)	
	18.1. Bosch CAN Controller Operation	
	18.1.1. CAN Controller Timing	
	18.1.2. Example Timing Calculation for 1 Mbit/Sec Communication	
	18.2. CAN Registers	220
aSheet4U.com	18.2.1. CAN Controller Protocol Registers	
	18.2.2. Message Object Interface Registers	220
	18.2.3. Message Handler Registers	
	18.2.4. CIP-51 MCU Special Function Registers	
	18.2.5. Using CAN0ADR, CAN0DATH, and CANDATL To Access CAN Registers .	221
	18.2.6. CAN0ADR Autoincrement Feature	
19.	SYSTEM MANAGEMENT BUS / I2C BUS (SMBUS0)	227
	19.1. Supporting Documents	228
	19.2. SMBus Protocol	229
	19.2.1. Arbitration	229
	19.2.2. Clock Low Extension	
	19.2.3. SCL Low Timeout	230
	19.2.4. SCL High (SMBus Free) Timeout	
	19.3. SMBus Transfer Modes	
	19.3.1. Master Transmitter Mode	231
	19.3.2. Master Receiver Mode	
	19.3.3. Slave Transmitter Mode	
	19.3.4. Slave Receiver Mode	232
	19.4. SMBus Special Function Registers	233
	19.4.1. Control Register	
	19.4.2. Clock Rate Register	
	19.4.3. Data Register	
	19.4.4. Address Register	
	19.4.5. Status Register	
20.	ENHANCED SERIAL PERIPHERAL INTERFACE (SPI0)	
	20.1. Signal Descriptions	
	20.1.1. Master Out, Slave In (MOSI)	
	20.1.2. Master In, Slave Out (MISO)	
	20.1.3. Serial Clock (SCK)	
	20.1.4. Slave Select (NSS)	
	20.2. SPI0 Master Mode Operation	
	20.3. SPI0 Slave Mode Operation	
	20.4. SPI0 Interrupt Sources	
	20.5. Serial Clock Timing	
	20.6. SPI Special Function Registers	247



C8051F040/1/2/3

21. UART0	
21.1.UART0 Operational Modes	
21.1.1. Mode 0: Synchronous Mode	
21.1.2. Mode 1: 8-Bit UART, Variable Baud Rate	
21.1.3. Mode 2: 9-Bit UART, Fixed Baud Rate	
21.1.4. Mode 3: 9-Bit UART, Variable Baud Rate	
21.2. Multiprocessor Communications	
21.3. Configuration of a Masked Address	
21.4. Broadcast Addressing	
21.5. Frame and Transmission Error Detection	
^{4U.} 22 . UART1	
22.1. Enhanced Baud Rate Generation	
22.2. Operational Modes	
22.2.1. 8-Bit UART	
22.2.2. 9-Bit UART	
22.3. Multiprocessor Communications	
23. TIMERS	
23.1. Timer 0 and Timer 1	
23.1.1. Mode 0: 13-bit Counter/Timer	
23.1.2. Mode 1: 16-bit Counter/Timer	
23.1.3. Mode 2: 8-bit Counter/Timer with Auto-Reload	
23.1.4. Mode 3: Two 8-bit Counter/Timers (Timer 0 Only)	
23.2. Timer 2, Timer 3, and Timer 4	
23.2.1. Configuring Timer 2, 3, and 4 to Count Down	
23.2.2. Capture Mode	
23.2.3. Auto-Reload Mode	
23.2.4. Toggle Output Mode 24. PROGRAMMABLE COUNTER ARRAY	
24. 1. PCA Counter/Timer	
24.1. FCA Counter/Time:	
24.2.1. Edge-triggered Capture Mode	
24.2.2. Software Timer (Compare) Mode	
24.2.3. High Speed Output Mode	
24.2.4. Frequency Output Mode	
24.2.5. 8-Bit Pulse Width Modulator Mode	
24.2.6. 16-Bit Pulse Width Modulator Mode	
24.3. Register Descriptions for PCA0	
25. JTAG (IEEE 1149.1)	
25.1.Boundary Scan.	
25.1.1. EXTEST Instruction	
25.1.2. SAMPLE Instruction	
25.1.3. BYPASS Instruction	
25.1.4. IDCODE Instruction	
25.2. Flash Programming Commands	
25.3. Debug Support	





Notes

www.DataSheet4U.com

DS005-1.2MAY03 © 2003 Cygnal Integrated Products, Inc. www.DataSheet4U.com



LIST OF FIGURES AND TABLES

1.	SYSTEM C	OVERVIEW	.15
	Table 1.1.	Product Selection Guide	.16
	Figure 1.1.	C8051F040/042 Block Diagram	.17
	Figure 1.2.	C8051F041/043 Block Diagram	.18
	Figure 1.3.	Comparison of Peak MCU Execution Speeds	.19
	Figure 1.4.	On-Board Clock and Reset	.20
	Figure 1.5.	On-Chip Memory Map	.21
4U.com	Figure 1.6.	Development/In-System Debug Diagram	.22
	•	Digital Crossbar Diagram	
	•	PCA Block Diagram	
		CAN Controller Diagram	
	-	12-Bit ADC Block Diagram	
	0	8-Bit ADC Diagram	
		Comparator and DAC Diagram	
2.		E MAXIMUM RATINGS	
		Absolute Maximum Ratings*	
3.		OC ELECTRICAL CHARACTERISTICS	
		Global DC Electrical Characteristics	
4.		ND PACKAGE DEFINITIONS	
		Pin Definitions	
	•	TQFP-100 Pinout Diagram	
	-	TQFP-100 Package Drawing	
	•	TQFP-64 Pinout Diagram	
		TQFP-64 Package Drawing	
5.		C (ADC0, C8051F040/1 ONLY)	
		12-Bit ADC0 Functional Block Diagram	
	•	Analog Input Diagram	
	-	AMX0CF: AMUX0 Configuration Register (C8051F040/1/2/3)	
		AMX0SL: AMUX0 Channel Select Register	
		AMUX Selection Chart (AMX0AD3-0 and AMX0CF.3-0 bits)	
	0	AMX0PRT: Port 3 Pin Selection Register	
		High Voltage Difference Amplifier Functional Diagram	
		HVA0CN: High Voltage Difference Amplifier Control Register	
	0	12-Bit ADC Track and Conversion Example Timing	
		ADC0 Equivalent Input Circuits	
		Temperature Sensor Transfer Function	
		ADC0CF: ADC0 Configuration Register	
		ADC0CN: ADC0 Control Register	
		ADC0H: ADC0 Data Word MSB Register	
		ADC0L: ADC0 Data Word LSB Register	
		ADC0 Data Word Example	
	Figure 5.1%	ADC0GTH: ADC0 Greater-Than Data High Byte Register	.36

C8051F040/1/2/3



	Figure 5.18.	ADC0GTL: ADC0 Greater-Than Data Low Byte Register	.56
		ADC0LTH: ADC0 Less-Than Data High Byte Register	
	Figure 5.20.	ADC0LTL: ADC0 Less-Than Data Low Byte Register	.56
	Figure 5.21.	12-Bit ADC0 Window Interrupt Example: Right Justified Single-Ended Data .	.57
	Figure 5.22.	12-Bit ADC0 Window Interrupt Example: Right Justified Differential Data	.58
	Figure 5.23.	12-Bit ADC0 Window Interrupt Example: Left Justified Single-Ended Data	.59
	Figure 5.24.	12-Bit ADC0 Window Interrupt Example: Left Justified Differential Data	.60
	Table 5.1.	12-Bit ADC0 Electrical Characteristics (C8051F040/1/2/3)	.61
	Table 5.2.	High Voltage Difference Amplifier Electrical Characteristics	.62
6.		C (ADC0, C8051F042/3 ONLY)	
	-	10-Bit ADC0 Functional Block Diagram	
	-	Analog Input Diagram	
	-	AMX0CF: AMUX0 Configuration Register	
		AMX0SL: AMUX0 Channel Select Register	
		AMUX Selection Chart (AMX0AD3-0 and AMX0CF.3-0 bits)	
	U	AMX0PRT: Port 3 Pin Selection Register	
	-	High Voltage Difference Amplifier Functional Diagram	
	•	HVA0CN: High Voltage Difference Amplifier Control Register	
		10-Bit ADC Track and Conversion Example Timing	
		ADC0 Equivalent Input Circuits	
		Temperature Sensor Transfer Function	
		ADC0CF: ADC0 Configuration Register	
		ADC0CN: ADC0 Control Register	
		ADC0H: ADC0 Data Word MSB Register	
		ADC0L: ADC0 Data Word LSB Register	
	•	ADC0 Data Word Example	
	-	ADC0GTH: ADC0 Greater-Than Data High Byte Register	
		ADC0GTL: ADC0 Greater-Than Data Low Byte Register	
		ADC0LTH: ADC0 Less-Than Data High Byte Register	
	0	ADC0LTL: ADC0 Less-Than Data Low Byte Register	
		10-Bit ADC0 Window Interrupt Example: Right Justified Single-Ended Data . 10-Bit ADC0 Window Interrupt Example: Right Justified Differential Data	
	0	1 1 8	
		10-Bit ADC0 Window Interrupt Example: Left Justified Single-Ended Data	
	Figure 0.24 .	10-Bit ADC0 Window Interrupt Example: Left Justified Differential Data 10-Bit ADC0 Electrical Characteristics	.02
7		High Voltage Difference Amplifier Electrical Characteristics	
7.		(ADC2) ADC2 Functional Block Diagram	
		ADC2 Track and Conversion Example Timing	
		ADC2 Frack and Conversion Example Thing	
		AMX2CF: AMUX2 Configuration Register	
		AMX2SL: AMUX2 Channel Select Register	
		ADC2CF: ADC2 Configuration Register	
		ADC2CN: ADC2 Control Register	
		ADC2: ADC2 Data Word Register	
	-0		

DS005-1.2MAY03 © 2003 Cygnal Integrated Products, Inc. www.DataSheet4U.com



		ADC2 Data Word Example	
		ADC2GT: ADC2 Greater-Than Data Register	
	Figure 7.11.	ADC2LT: ADC2 Less-Than Data Register	94
	•	ADC Window Compare Examples, Single-Ended Mode	
		ADC Window Compare Examples, Differential Mode	
	Table 7.1.	ADC2 Electrical Characteristics	97
8.	DACS, 12-1	BIT VOLTAGE MODE	99
	Figure 8.1.	DAC Functional Block Diagram	99
	Figure 8.2.	DAC0H: DAC0 High Byte Register	101
	Figure 8.3.	DAC0L: DAC0 Low Byte Register	101
	Figure 8.4.	DAC0CN: DAC0 Control Register	102
	Figure 8.5.	DAC1H: DAC1 High Byte Register	103
	Figure 8.6.	DAC1L: DAC1 Low Byte Register	103
	Figure 8.7.	DAC1CN: DAC1 Control Register	104
	Table 8.1.	DAC Electrical Characteristics	105
9.		E REFERENCE (C8051F040/2)	
	Figure 9.1.	Voltage Reference Functional Block Diagram	107
		REF0CN: Reference Control Register	
		Voltage Reference Electrical Characteristics	
10	. VOLTAGE	E REFERENCE(C8051F041/3)	109
	Figure 10.1.	Voltage Reference Functional Block Diagram	109
	Figure 10.2.	REF0CN: Reference Control Register	110
	Table 10.1.	Voltage Reference Electrical Characteristics	110
11	. COMPARA	ATORS	111
	Figure 11.1.	Comparator Functional Block Diagram	111
	Figure 11.2.	Comparator Hysteresis Plot	112
	Figure 11.3.	CPTnCN: Comparator 0, 1, and 2 Control Register	114
	Figure 11.4.	CPTnMD: Comparator Mode Selection Register	115
	Table 11.1.	Comparator Electrical Characteristics	116
12	. CIP-51 MI	CROCONTROLLER	117
	Figure 12.1.	CIP-51 Block Diagram	117
	Table 12.1.	CIP-51 Instruction Set Summary	119
	Figure 12.2.	Memory Map	123
		SFR Page Stack	
	Figure 12.4.	SFR Page Stack While Using SFR Page 0x0F To Access Port 5	127
	Figure 12.5.	SFR Page Stack After ADC2 Window Comparator Interrupt Occurs	128
	Figure 12.6.	SFR Page Stack Upon PCA Interrupt Occurring During an ADC2 ISR	129
	Figure 12.7.	SFR Page Stack Upon Return From PCA Interrupt	130
	Figure 12.8.	SFR Page Stack Upon Return From ADC2 Window Interrupt	131
	Figure 12.9.	SFR Page Control Register: SFRPGCN	132
	Figure 12.10	0. SFR Page Register: SFRPAGE	132
		1. SFR Next Register: SFRNEXT	
		2. SFR Last Register: SFRLAST	
		Special Function Register (SFR) Memory Map	
		Special Function Registers	





	Figure 12.13. SP: Stack Pointer	140
	Figure 12.14. DPL: Data Pointer Low Byte	140
	Figure 12.15. DPH: Data Pointer High Byte	
	Figure 12.16. PSW: Program Status Word	
	Figure 12.17. ACC: Accumulator	
	Figure 12.18. B: B Register	
	Table 12.4. Interrupt Summary	
	Figure 12.19. IE: Interrupt Enable	
	Figure 12.20. IP: Interrupt Priority	
	Figure 12.21. EIE1: Extended Interrupt Enable 1	
t4U.com	Figure 12.22. EIE2: Extended Interrupt Enable 2	
	Figure 12.23. EIP1: Extended Interrupt Priority 1	
	Figure 12.24. EIP2: Extended Interrupt Priority 2	
	Figure 12.25. PCON: Power Control	
13	. RESET SOURCES	
	Figure 13.1. Reset Sources	
	Figure 13.2. Reset Timing	
	Figure 13.3. WDTCN: Watchdog Timer Control Register	
	Figure 13.4. RSTSRC: Reset Source Register	159
	Table 13.1. Reset Electrical Characteristics	
14	. OSCILLATORS	
	Figure 14.1. Oscillator Diagram	
	Figure 14.2. OSCICL: Internal Oscillator Calibration Register	
	Figure 14.3. OSCICN: Internal Oscillator Control Register	
	Table 14.1. Internal Oscillator Electrical Characteristics	
	Figure 14.4. CLKSEL: Oscillator Clock Selection Register	
	Figure 14.5. OSCXCN: External Oscillator Control Register	
15	. FLASH MEMORY	
	Table 15.1. FLASH Electrical Characteristics	
	Figure 15.1. FLASH Program Memory Map and Security Bytes	
	Figure 15.2. FLACL: FLASH Access Limit	
	Figure 15.3. FLSCL: FLASH Memory Control	
	Figure 15.4. PSCTL: Program Store Read/Write Control	
16	. EXTERNAL DATA MEMORY INTERFACE AND ON-CHIP XRAM	
	Figure 16.1. EMI0CN: External Memory Interface Control	
	Figure 16.2. EMI0CF: External Memory Configuration	
	Figure 16.3. Multiplexed Configuration Example	
	Figure 16.4. Non-multiplexed Configuration Example	
	Figure 16.5. EMIF Operating Modes	
	Figure 16.6. EMI0TC: External Memory Timing Control	
	Figure 16.7. Non-multiplexed 16-bit MOVX Timing	
	Figure 16.8. Non-multiplexed 8-bit MOVX without Bank Select Timing	
	Figure 16.9. Non-multiplexed 8-bit MOVX with Bank Select Timing	
	Figure 16.10. Multiplexed 16-bit MOVX Timing	
	Figure 16.11. Multiplexed 8-bit MOVX without Bank Select Timing	



	Figure 16.12. Multiplexed 8-bit MOVX with Bank Select Timing	186
	Table 16.1. AC Parameters for External Memory Interface	
17	PORT INPUT/OUTPUT	
1/1	Figure 17.1. Port I/O Cell Block Diagram	
	Table 17.1. Port I/O DC Electrical Characteristics	
	Figure 17.2. Port I/O Functional Block Diagram	
	Figure 17.3. Priority Crossbar Decode Table	
	Figure 17.4. Priority Crossbar Decode Table	
	Figure 17.5. Priority Crossbar Decode Table	
	Figure 17.6. Crossbar Example:	
4U.com	Figure 17.7. XBR0: Port I/O Crossbar Register 0	
	Figure 17.8. XBR1: Port I/O Crossbar Register 1	
	Figure 17.9. XBR2: Port I/O Crossbar Register 2	
	Figure 17.10. XBR3: Port I/O Crossbar Register 3	
	Figure 17.11. P0: Port0 Data Register	
	Figure 17.12. P0MDOUT: Port0 Output Mode Register	
	Figure 17.13. P1: Port1 Data Register	
	Figure 17.14. P1MDIN: Port1 Input Mode Register	
	Figure 17.15. P1MDOUT: Port1 Output Mode Register	
	Figure 17.16. P2: Port2 Data Register	
	Figure 17.17. P2MDIN: Port2 Input Mode Register	
	Figure 17.18. P2MDOUT: Port2 Output Mode Register	
	Figure 17.19. P3: Port3 Data Register	
	Figure 17.20. P3MDIN: Port3 Input Mode Register	
	Figure 17.21. P3MDOUT: Port3 Output Mode Register	
	Figure 17.22. P4: Port4 Data Register	210
	Figure 17.23. P4MDOUT: Port4 Output Mode Register	210
	Figure 17.24. P5: Port5 Data Register	
	Figure 17.25. P5MDOUT: Port5 Output Mode Register	211
	Figure 17.26. P6: Port6 Data Register	212
	Figure 17.27. P6MDOUT: Port6 Output Mode Register	212
	Figure 17.28. P7: Port7 Data Register	213
	Figure 17.29. P7MDOUT: Port7 Output Mode Register	213
18.	CONTROLLER AREA NETWORK (CAN0)	215
	Figure 18.1. Typical CAN Bus Configuration	215
	Figure 18.2. CAN Controller Diagram	
	Table 18.1. Background System Information	217
	Figure 18.3. Four Segments of a CAN Bit Time	217
	Table 18.2. CAN Register Index and Reset Values	
	Figure 18.4. CAN0DATH: CAN Data Access Register High Byte	
	Figure 18.5. CANODATL: CAN Data Access Register Low Byte	
	Figure 18.6. CAN0ADR: CAN Address Index Register	
	Figure 18.7. CAN0CN: CAN Control Register	
	Figure 18.8. CAN0TST: CAN Test Register	
	Figure 18.9. CAN0STA: CAN Status Register	226

C8051F040/1/2/3



19. SYSTEM MANAGEMENT BUS / I2C BUS (SMBUS0)	227
Figure 19.1. SMBus0 Block Diagram	227
Figure 19.2. Typical SMBus Configuration	228
Figure 19.3. SMBus Transaction	
Figure 19.4. Typical Master Transmitter Sequence	231
Figure 19.5. Typical Master Receiver Sequence	231
Figure 19.6. Typical Slave Transmitter Sequence	232
Figure 19.7. Typical Slave Receiver Sequence	232
Figure 19.8. SMB0CN: SMBus0 Control Register	234
Figure 19.9. SMB0CR: SMBus0 Clock Rate Register	
^{t4U.com} Figure 19.10. SMB0DAT: SMBus0 Data Register	236
Figure 19.11. SMB0ADR: SMBus0 Address Register	236
Figure 19.12. SMB0STA: SMBus0 Status Register	
Table 19.1. SMB0STA Status Codes and States	
20. ENHANCED SERIAL PERIPHERAL INTERFACE (SPI0)	
Figure 20.1. SPI Block Diagram	
Figure 20.2. Multiple-Master Mode Connection Diagram	
Figure 20.3. 3-Wire Single Master and 3-Wire Single Slave Mode Connection Diagram	
Figure 20.4. 4-Wire Single Master Mode and 4-Wire Slave Mode Connection Diagram	
Figure 20.5. Data/Clock Timing Diagram	
Figure 20.6. SPI0CFG: SPI0 Configuration Register	
Figure 20.7. SPI0CN: SPI0 Control Register	
Figure 20.8. SPI0CKR: SPI0 Clock Rate Register	
Figure 20.9. SPI0DAT: SPI0 Data Register	
21. UARTO	
Figure 21.1. UARTO Block Diagram	
Table 21.1. UARTO Modes	
Figure 21.2. UARTO Mode 0 Timing Diagram	
Figure 21.3. UARTO Mode 0 Interconnect	
Figure 21.4. UARTO Mode 1 Timing Diagram	
Figure 21.5. UARTO Modes 2 and 3 Timing Diagram	
Figure 21.6. UARTO Modes 1, 2, and 3 Interconnect Diagram	
Figure 21.7. UART Multi-Processor Mode Interconnect Diagram	
Table 21.2. Oscillator Frequencies for Standard Baud Rates Figure 21.8. SCONO: UA BTO Control Bagistor	
Figure 21.8. SCON0: UART0 Control Register Figure 21.9. SSTA0: UART0 Status and Clock Selection Register	
Figure 21.9. SSTAO: UARTO Status and Clock Selection Register	
Figure 21.10. SADDR0: UARTO Data Burlet Register	
Figure 21.12. SADENO: UARTO Slave Address Register	
22. UART1	
Figure 22.1. UART1 Block Diagram	
Figure 22.2. UART1 Block Diagram	
Figure 22.3. UART Interconnect Diagram	
Figure 22.4. 8-Bit UART Timing Diagram	
Figure 22.5. 9-Bit UART Timing Diagram	



	Figure 22.6. UART Multi-Processor Mode Interconnect Diagram	265
	Figure 22.7. SCON1: Serial Port 1 Control Register	266
	Figure 22.8. SBUF1: Serial (UART1) Port Data Buffer Register	
	Table 22.1. Timer Settings for Standard Baud Rates Using The Internal Oscillator	268
	Table 22.2. Timer Settings for Standard Baud Rates Using an External Oscillator	268
	Table 22.3. Timer Settings for Standard Baud Rates Using an External Oscillator	269
	Table 22.4. Timer Settings for Standard Baud Rates Using an External Oscillator	269
	Table 22.5. Timer Settings for Standard Baud Rates Using an External Oscillator	270
	Table 22.6. Timer Settings for Standard Baud Rates Using an External Oscillator	270
23	. TIMERS	271
	Figure 23.1. T0 Mode 0 Block Diagram	272
	Figure 23.2. T0 Mode 2 Block Diagram	273
	Figure 23.3. T0 Mode 3 Block Diagram	274
	Figure 23.4. TCON: Timer Control Register	275
	Figure 23.5. TMOD: Timer Mode Register	276
	Figure 23.6. CKCON: Clock Control Register	277
	Figure 23.7. TL0: Timer 0 Low Byte	
	Figure 23.8. TL1: Timer 1 Low Byte	
	Figure 23.9. TH0: Timer 0 High Byte	278
	Figure 23.10. TH1: Timer 1 High Byte	
	Figure 23.11. Tn Capture Mode Block Diagram	
	Figure 23.12. Tn Auto-reload Mode Block Diagram	
	Figure 23.13. TMRnCN: Timer n Control Registers	283
	Figure 23.14. TMRnCF: Timer n Configuration Registers	
	Figure 23.15. RCAPnL: Timer n Capture Register Low Byte	
	Figure 23.16. RCAPnH: Timer n Capture Register High Byte	
	Figure 23.17. TMRnL: Timer n Low Byte	
	Figure 23.18. TMRnH Timer n High Byte	
24	. PROGRAMMABLE COUNTER ARRAY	
	Figure 24.1. PCA Block Diagram	287
	Figure 24.2. PCA Counter/Timer Block Diagram	
	Table 24.1. PCA Timebase Input Options	
	Figure 24.3. PCA Interrupt Block Diagram	
	Table 24.2. PCA0CPM Register Settings for PCA Capture/Compare Modules	
	Figure 24.4. PCA Capture Mode Diagram	
	Figure 24.5. PCA Software Timer Mode Diagram	
	Figure 24.6. PCA High Speed Output Mode Diagram	
	Figure 24.7. PCA Frequency Output Mode	
	Figure 24.8. PCA 8-Bit PWM Mode Diagram	
	Figure 24.9. PCA 16-Bit PWM Mode	
	Figure 24.10. PCA0CN: PCA Control Register	
	Figure 24.11. PCA0MD: PCA0 Mode Register	
	Figure 24.12. PCA0CPMn: PCA0 Capture/Compare Mode Registers	
	Figure 24.13. PCA0L: PCA0 Counter/Timer Low Byte	
	Figure 24.14. PCA0H: PCA0 Counter/Timer High Byte	

C8051F040/1/2/3



300
301
301
302
303
305
306
306

ww.DataSheet4U.com



1. SYSTEM OVERVIEW

The C8051F04x family of devices are fully integrated mixed-signal System-on-a-Chip MCUs with 64 digital I/O pins (C8051F040/2) or 32 digital I/O pins (C8051F041/3), and an integrated CAN 2.0B controller. Highlighted features are listed below; refer to Table 1.1 for specific product feature selection.

- High-Speed pipelined 8051-compatible CIP-51 microcontroller core (up to 25 MIPS)
- Controller Area Network (CAN 2.0B) Controller with 32 message objects, each with its own indentifier mask.
- In-system, full-speed, non-intrusive debug interface (on-chip)
- True 12-bit (C8051F040/1) or 10-bit (C8051F042/3) 100 ksps 8-channel ADC with PGA and analog multiplexer
- High Voltage Difference Amplifier input to the 12-bit ADC (60 Volts Peak-to-Peak) with programmable gain.
- True 8-bit 500 ksps 8-channel ADC with PGA and analog multiplexer
- Two 12-bit DACs with programmable update scheduling
- 64k bytes of in-system programmable FLASH memory
- 4352 (4096 + 256) bytes of on-chip RAM
- External Data Memory Interface with 64k byte address space
- SPI, SMBus/I²C, and (2) UART serial interfaces implemented in hardware
- Five general purpose 16-bit Timers
- Programmable Counter/Timer Array with six capture/compare modules
- On-chip Watchdog Timer, VDD Monitor, and Temperature Sensor

With on-chip VDD monitor, Watchdog Timer, and clock oscillator, the C8051F04x family of devices are truly standalone System-on-a-Chip solutions. All analog and digital peripherals are enabled/disabled and configured by user firmware. The FLASH memory can be reprogrammed even in-circuit, providing non-volatile data storage, and also allowing field upgrades of the 8051 firmware.

On-board JTAG debug circuitry allows non-intrusive (uses no on-chip resources), full speed, in-circuit debugging using the production MCU installed in the final application. This debug system supports inspection and modification of memory and registers, setting breakpoints, watchpoints, single stepping, Run and Halt commands. All analog and digital peripherals are fully functional while debugging using JTAG.

Each MCU is specified for 2.7 V to 3.6 V operation over the industrial temperature range (-45° C to $+85^{\circ}$ C). The Port I/Os, /RST, and JTAG pins are tolerant for input signals up to 5 V. The C8051F040/2 are available in a 100-pin TQFP package and the C8051F041/3 are available in a 64-pin TQFP package (see block diagrams in Figure 1.1 and Figure 1.2).

C8051F040/1/2/3




Table 1.1. Product Selection Guide

	MIPS (Peak)	FLASH Memory	RAM	External Memory Interface	SMBus/I ² C and SPI	CAN	UARTS	Timers (16-bit)	Programmable Counter Array	Digital Port I/O's	12-bit 100ksps ADC	10-bit 100ksps ADC	8-bit 500ksps ADC Inputs	High Voltage Diff Amp	Voltage Reference	Temperature Sensor	DAC Resolution (bits)	DAC Outputs	Analog Comparators	Package
C8051F040	25	64k	4352	~	\checkmark	<	2	5	<	64	~	-	8	<	~	\checkmark	12	2	3	100TQFP
C8051F041	25	64k	4352	~	\checkmark	~	2	5	\checkmark	32	~	-	8	\checkmark	~	\checkmark	12	2	3	64TQFP
C8051F042	25	64k	4352	\checkmark	\checkmark	\checkmark	2	5	\checkmark	64	-	\checkmark	8	\checkmark	\checkmark	\checkmark	12	2	3	100TQFP
C8051F043	25	64k	4352	\checkmark	\checkmark	\checkmark	2	5	\checkmark	32	-	\checkmark	8	\checkmark	\checkmark	\checkmark	12	2	3	64TQFP



C8051F040/1/2/3


Figure 1.1. C8051F040/042 Block Diagram



C8051F040/1/2/3



Figure 1.2. C8051F041/043 Block Diagram



1.1. CIP-51[™] Microcontroller Core

1.1.1. Fully 8051 Compatible

The C8051F04x family of devices utilizes Cygnal's proprietary CIP-51 microcontroller core. The CIP-51 is fully compatible with the MCS-51TM instruction set; standard 803x/805x assemblers and compilers can be used to develop software. The core has all the peripherals included with a standard 8052, including five 16-bit counter/timers, two full-duplex UARTs, 256 bytes of internal RAM, 128 byte Special Function Register (SFR) address space, and 8/4 byte-wide I/O Ports.

1.1.2. Improved Throughput

The CIP-51 employs a pipelined architecture that greatly increases its instruction throughput over the standard 8051 architecture. In a standard 8051, all instructions except for MUL and DIV take 12 or 24 system clock cycles to execute with a maximum system clock of 12-to-24 MHz. By contrast, the CIP-51 core executes 70% of its instructions in one or two system clock cycles, with only four instructions taking more than four system clock cycles.



The CIP-51 has a total of 109 instructions. The table below shows the total number of instructions that require each execution time.

Clocks to Execute	1	2	2/3	3	3/4	4	4/5	5	8
Number of Instructions	26	50	5	14	7	3	1	2	1

With the CIP-51's maximum system clock at 25 MHz, it has a peak throughput of 25 MIPS. Figure 1.3 shows a comparison of peak throughputs of various 8-bit microcontroller cores with their maximum system clocks.

1.1.3. Additional Features

The C8051F04x MCU family includes several key enhancements to the CIP-51 core and peripherals to improve overall performance and ease of use in end applications.

The extended interrupt handler provides 20 interrupt sources into the CIP-51 (as opposed to 7 for the standard 8051), allowing the numerous analog and digital peripherals to interrupt the controller. An interrupt driven system requires less intervention by the MCU, giving it more effective throughput. The extra interrupt sources are very useful when building multi-tasking, real-time systems.

There are up to seven reset sources for the MCU: an on-board VDD monitor, a Watchdog Timer, a missing clock detector, a voltage level detection from Comparator0, a forced software reset, the CNVSTR0 input pin, and the /RST pin. The /RST pin is bi-directional, accommodating an external reset, or allowing the internally generated POR to be output on the /RST pin. Each reset source except for the VDD monitor and Reset Input pin may be disabled by the user in software; the VDD monitor is enabled/disabled via the MONEN pin. The Watchdog Timer may be permanently enabled in software after a power-on reset during MCU initialization.




Figure 1.3. Comparison of Peak MCU Execution Speeds

C8051F040/1/2/3



The MCU has an internal, stand alone clock generator which is used by default as the system clock after any reset. If desired, the clock source may be switched on the fly to the external oscillator, which can use a crystal, ceramic resonator, capacitor, RC, or external clock source to generate the system clock. This can be extremely useful in low power applications, allowing the MCU to run from a slow (power saving) external crystal source, while periodically switching to the fast (up to 25 MHz) internal oscillator as needed.

1.2. On-Chip Memory

The CIP-51 has a standard 8051 program and data address configuration. It includes 256 bytes of data RAM, with the upper 128 bytes dual-mapped. Indirect addressing accesses the upper 128 bytes of general purpose RAM, and direct addressing accesses the 128 byte SFR address space. The CIP-51 SFR address space contains up to 256 *SFR Pages*. In this way, the CIP-51 MCU can accommodate the many SFR's required to control and configure the various peripherals featured on the device. The lower 128 bytes of RAM are accessible via direct addressing. The first 32 bytes are addressable as four banks of general purpose registers, and the next 16 bytes can be byte addressable or bit addressable.

The CIP-51 in the C8051F040/1/2/3 MCUs additionally has an on-chip 4k byte RAM block and an external memory interface (EMIF) for accessing off-chip data memory or memory-mapped peripherals. The on-chip 4k byte block can be addressed over the entire 64k external data memory address range (overlapping 4k boundaries). External data memory address space can be mapped to on-chip memory only, off-chip memory only, or a combination of the two (addresses up to 4k directed to on-chip, above 4k directed to EMIF). The EMIF is also configurable for multiplexed or non-multiplexed address/data lines.





Figure 1.4. On-Board Clock and Reset



C8051F040/1/2/3

Figure 1.5. On-Chip Memory Map



The MCU's program memory consists of 64k bytes of FLASH. This memory may be reprogrammed in-system in 512 byte sectors, and requires no special off-chip programming voltage. The 512 bytes from addresses 0xEE00 to 0xFFFF are reserved. There is also a single 128 byte sector at address 0x10000 to 0x1007F, which may be useful as a small table for software constants. See Figure 1.5 for the MCU system memory map.

1.3. JTAG Debug and Boundary Scan

The C8051F04x family has on-chip JTAG boundary scan and debug circuitry that provides *non-intrusive, full speed, in-circuit debugging using the production part installed in the end application*, via the four-pin JTAG interface. The JTAG port is fully compliant to IEEE 1149.1, providing full boundary scan for test and manufacturing purposes.

Cygnal's debugging system supports inspection and modification of memory and registers, breakpoints, watchpoints, a stack monitor, and single stepping. No additional target RAM, program memory, timers, or communications channels are required. All the digital and analog peripherals are functional and work correctly while debugging. All the peripherals (except for the ADC and SMBus) are stalled when the MCU is halted, during single stepping, or at a breakpoint in order to keep them synchronized with instruction execution.

C8051F040/1/2/3



The C8051F040DK development kit provides all the hardware and software necessary to develop application code and perform in-circuit debugging with the C8051F04x MCUs. Optionally, the development kit will include two target boards and a cable to facilitate evaluating a simple CAN communication network. The kit includes software with a developer's studio and debugger, an integrated 8051 assembler, and an RS-232 to JTAG serial adapter. It also has a target application board with the associated MCU installed, plus the RS-232 and JTAG cables, and wall-mount power supply. The Development Kit requires a Windows 95/98/NT/ME/2000 computer with one available RS-232 serial port. As shown in Figure 1.6, the PC is connected via RS-232 to the Serial Adapter. A six-inch ribbon cable connects the Serial Adapter to the user's application board, picking up the four JTAG pins and VDD and GND. The Serial Adapter takes its power from the application board; it requires roughly 20 mA at 2.7-3.6 V. For applications where there is not sufficient power available from the target system, the provided power supply can be connected directly to the Serial Adapter.

Cygnal's debug environment is a vastly superior configuration for developing and debugging embedded applications compared to standard MCU emulators, which use on-board "ICE Chips" and target cables and require the MCU in the application board to be socketed. Cygnal's debug environment both increases ease of use and preserves the performance of the precision, on-chip analog peripherals.

1.4. Programmable Digital I/O and Crossbar

The standard 8051 Ports (0, 1, 2, and 3) are available on the MCUs. The C8051F040/2 have 4 additional 8-bit ports (4, 5, 6, and 7) for a total of 64 general-purpose I/O Ports. The Ports behave like the standard 8051 with a few enhancements.

Each port pin can be configured as either a push-pull or open-drain output. Also, the "weak pull-ups" which are normally fixed on an 8051 can be globally disabled, providing additional power saving capabilities for low-power applications.




Figure 1.6. Development/In-System Debug Diagram



Perhaps the most unique enhancement is the Digital Crossbar. This is essentially a large digital switching network that allows mapping of internal digital system resources to Port I/O pins on P0, P1, P2, and P3. (See Figure 1.7) Unlike microcontrollers with standard multiplexed digital I/O ports, all combinations of functions are supported with all package options offered.

The on-chip counter/timers, serial buses, HW interrupts, ADC Start of Conversion input, comparator outputs, and other digital signals in the controller can be configured to appear on the Port I/O pins specified in the Crossbar Control registers. This allows the user to select the exact mix of general purpose Port I/O and digital resources needed for the particular application.

1.5. Programmable Counter Array

The C8051F04x MCU family includes an on-board Programmable Counter/Timer Array (PCA) in addition to the five 16-bit general purpose counter/timers. The PCA consists of a dedicated 16-bit counter/timer time base with 6 programmable capture/compare modules. The timebase is clocked from one of six sources: the system clock divided by 12, the system clock divided by 4, Timer 0 overflow, an External Clock Input (ECI pin), the system clock, or the external oscillator source divided by 8.

Each capture/compare module can be configured to operate in one of six modes: Edge-Triggered Capture, Software Timer, High Speed Output, Frequency Output, 8-Bit Pulse Width Modulator, or 16-Bit Pulse Width Modulator. The




Figure 1.7. Digital Crossbar Diagram



PCA Capture/Compare Module I/O and External Clock Input are routed to the MCU Port I/O via the Digital Crossbar.




Figure 1.8. PCA Block Diagram

1.6. Controller Area Network

C8051F040/1/2/3

The C8051F04x family of devices feature a Controller Area Network (CAN) controller that implements serial communication using the CAN protocol. The CAN controller facilitates communication on a CAN network in accordance with the Bosch specification 2.0A (basic CAN) and 2.0B (full CAN). The CAN controller consists of a CAN Core, Message RAM (separate from the C8051 RAM), a message handler state machine, and control registers.

The CAN controller can operate at bit rates up to 1 Mbit/second. Cygnal CAN has 32 message objects each having its own identifier mask used for acceptance filtering of received messages. Incoming data, message objects and identifier masks are stored in the CAN message RAM. All protocol functions for transmission of data and acceptance filtering is performed by the CAN controller and not by the C8051 MCU. In this way, minimal CPU bandwidth is used for CAN communication. The C8051 configures the CAN controller, accesses received data, and passes data for transmission via Special Function Registers (SFR) in the C8051.



C8051F040/1/2/3




Figure 1.9. CAN Controller Diagram

/ww.DataSheet4U.com

1.7. Serial Ports

The C8051F04x MCU Family includes two Enhanced Full-Duplex UARTs, an enhanced SPI Bus, and SMBus/I²C. Each of the serial buses is fully implemented in hardware and makes extensive use of the CIP-51's interrupts, thus requiring very little intervention by the CPU. The serial buses do not "share" resources such as timers, interrupts, or Port I/O, so any or all of the serial buses may be used together with any other.

1.8. 12-Bit Analog to Digital Converter

The C8051F040/1 devices have an on-chip 12-bit SAR ADC (ADC0) with a 9-channel input multiplexer and programmable gain amplifier. With a maximum throughput of 100 ksps, the ADC offers true 12-bit performance with an INL of \pm 1LSB. C8051F042/3 devices include a 10-bit SAR ADC with similar specifications and configuration options. The ADC0 voltage reference is selected between the DAC0 output and an external VREF pin. On C8051F040/2 devices, ADC0 has its own dedicated VREF0 input pin; on C8051F041/3 devices, the ADC0 shares the VREFA input pin with the 8-bit ADC2. The on-chip 15 ppm/°C voltage reference may generate the voltage reference for the on-chip ADCs or other system components via the VREF output pin.

The ADC is under full control of the CIP-51 microcontroller via its associated Special Function Registers. One input channel is tied to an internal temperature sensor, while the other eight channels are available externally. Each pair of the eight external input channels can be configured as either two single-ended inputs or a single differential input. The system controller can also put the ADC into shutdown mode to save power.

A programmable gain amplifier follows the analog multiplexer. The gain can be set to 0.5, 1, 2, 4, 8, or 16 and is software programmable. The gain stage can be especially useful when different ADC input channels have widely varied input voltage signals, or when it is necessary to "zoom in" on a signal with a large DC offset (in differential mode, a DAC could be used to provide the DC offset).






Conversions can be started in four ways; a software command, an overflow of Timer 2, an overflow of Timer 3, or an external signal input. This flexibility allows the start of conversion to be triggered by software events, external HW signals, or a periodic timer overflow signal. Conversion completions are indicated by a status bit and an interrupt (if enabled). The resulting 10 or 12-bit data word is latched into two SFRs upon completion of a conversion. The data can be right or left justified in these registers under software control.

Window Compare registers for the ADC data can be configured to interrupt the controller when ADC data is within or outside of a specified range. The ADC can monitor a key voltage continuously in background mode, but not interrupt the controller unless the converted data is within the specified window.

ww.DataSheet4U.com







1.9. 8-Bit Analog to Digital Converter

The C8051F040/1/2/3 devices have an on-board 8-bit SAR ADC (ADC2) with an 8-channel input multiplexer and programmable gain amplifier. This ADC features a 500 ksps maximum throughput and true 8-bit performance with an INL of \pm 1LSB. Eight input pins are available for measurement and can be programmed as single-ended or differential inputs. The ADC is under full control of the CIP-51 microcontroller via the Special Function Registers. The ADC2 voltage reference is selected between the analog power supply (AV+) and an external VREF pin. On C8051F040/2 devices, ADC2 has its own dedicated VREF2 input pin; on C8051F041/3 devices, ADC2 shares the VREFA input pin with the 12/10-bit ADC0. User software may put ADC2 into shutdown mode to save power.

A programmable gain amplifier follows the analog multiplexer. The gain stage can be especially useful when different ADC input channels have widely varied input voltage signals, or when it is necessary to "zoom in" on a signal with a large DC offset (in differential mode, a DAC could be used to provide the DC offset). The PGA gain can be set in software to 0.5, 1, 2, or 4.

A flexible conversion scheduling system allows ADC2 conversions to be initiated by software commands, timer overflows, or an external input signal. ADC2 conversions may also be synchronized with ADC0 software-commanded conversions. Conversion completions are indicated by a status bit and an interrupt (if enabled), and the resulting 8-bit data word is latched into an SFR upon completion.




Figure 1.11. 8-Bit ADC Diagram

C8051F040/1/2/3



1.10. Comparators and DACs

Each C8051F040/1/2/3 MCU has two 12-bit DACs and three comparators on chip. The MCU data and control interface to each comparator and DAC is via the Special Function Registers. The MCU can place any DAC or comparator in low power shutdown mode.

The comparators have software programmable hysteresis and response time. Each comparator can generate an interrupt on its rising edge, falling edge, or both; these interrupts are capable of waking up the MCU from sleep mode. The comparators' output state can also be polled in software. The comparator outputs can be programmed to appear on the Port I/O pins via the Crossbar.

The DACs are voltage output mode and include a flexible output scheduling mechanism. This scheduling mechanism allows DAC output updates to be forced by a software write or a Timer 2, 3, or 4 overflow. The DAC voltage reference is supplied via the dedicated VREFD input pin on C8051F040/2 devices or via the internal voltage reference on C8051F041/3 devices. The DACs are especially useful as references for the comparators or offsets for the differential inputs of the ADC.




Figure 1.12. Comparator and DAC Diagram





2. ABSOLUTE MAXIMUM RATINGS

PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
Ambient temperature under bias		-55		125	°C
Storage Temperature		-65		150	°C
Voltage on any Pin (except VDD, Port I/O, and JTAG pins) with respect to DGND		-0.3		VDD + 0.3	V
Voltage on any Port I/O Pin, /RST, and JTAG pins with respect to DGND		-0.3		5.8	V
Voltage on VDD with respect to DGND		-0.3		4.2	V
Maximum Total current through VDD, AV+, DGND, and AGND				800	mA
Maximum output current sunk by any Port pin				100	mA
Maximum output current sunk by any other I/O pin				50	mA
Maximum output current sourced by any Port pin				100	mA
Maximum output current sourced by any other I/O pin				50	mA

Table 2.1. Absolute Maximum Ratings*

* Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the devices at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

<u>NOTE</u>: Due to special I/O design requirements of the High Voltage Difference Amplifier, undue electrical over-voltage stress (i.e., ESD) experienced by these pads may result in impedance degredation of these inputs (HVAIN+ and HVAIN-). For this reason, care should be taken to ensure proper handling and use as typically required to prevent ESD damage to electrostatically sensitive CMOS devices (e.g., static-free workstations, use of grounding straps, over-voltage protection in end-applications, etc.)



3. GLOBAL DC ELECTRICAL CHARACTERISTICS

Table 1.1. Global DC Electrical Characteristics

-40°C to +85°C, 25 MHz System Clock unless otherwise specified.

PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
Analog Supply Voltage	(Note 1)	2.7	3.0	3.6	V
Analog Supply Current	Internal REF, ADC, DAC, Compar- ators all active		1.7	TBD	mA
Analog Supply Current with analog sub-systems inactive	Internal REF, ADC, DAC, Compar- ators all disabled, oscillator disabled		0.2	TBD	mA
Analog-to-Digital Supply Delta (VDD - AV+)				0.5	V
Digital Supply Voltage		2.7	3.0	3.6	V
Digital Supply Current with CPU active	VDD=2.7 V, Clock=25 MHz VDD=2.7 V, Clock=1 MHz VDD=2.7 V, Clock=32 kHz		10 0.5 20		mA mA μA
Digital Supply Current with CPU inactive (not accessing FLASH)	VDD=2.7 V, Clock=25 MHz VDD=2.7 V, Clock=1 MHz VDD=2.7 V, Clock=32 kHz		5 0.2 10		mA mA μA
Digital Supply Current (shutdown)	Oscillator not running		200		μΑ
Digital Supply RAM Data Retention Voltage			1.5		V
Specified Operating Temperature Range		-40		+85	°C
SYSCLK (system clock frequency)	(Note 2)	0		25	MHz
Tsysl (SYSCLK low time)		18			ns
Tsysh (SYSCLK high time)		18			ns

Note 1: Analog Supply AV+ must be greater than 1 V for VDD monitor to operate. Note 2: SYSCLK must be at least 32 kHz to enable debugging.



4. PINOUT AND PACKAGE DEFINITIONS

Table 4.1. Pin Definitions

		Pin Nu	mbers		
	Name	F040	F041	Туре	Description
		F042	F043		
	VDD	37, 64, 90	24, 41, 57		Digital Supply Voltage. Must be tied to +2.7 to +3.6 V.
/ww.DataSheet4U.t	DGND	38, 63, 89	25, 40, 56		Digital Ground. Must be tied to Ground.
	AV+	8, 11, 14	3, 6		Analog Supply Voltage. Must be tied to +2.7 to +3.6 V.
	AGND	9, 10, 13	4, 5		Analog Ground. Must be tied to Ground.
	TMS	1	58	D In	JTAG Test Mode Select with internal pull-up.
	TCK	2	59	D In	JTAG Test Clock with internal pull-up.
	TDI	3	60	D In	JTAG Test Data Input with internal pull-up. TDI is latched on the rising edge of TCK.
	TDO	4	61	D Out	JTAG Test Data Output with internal pull-up. Data is shifted out on TDO on the falling edge of TCK. TDO output is a tri-state driver.
	/RST	5	62	D I/O	Device Reset. Open-drain output of internal VDD monitor. Is driven low when VDD is <2.7 V and MONEN is high. An external source can initiate a system reset by driving this pin low.
	XTAL1	26	17	A In	Crystal Input. This pin is the return for the internal oscillator circuit for a crystal or ceramic resonator. For a precision internal clock, connect a crystal or ceramic resonator from XTAL1 to XTAL2. If overdriven by an external CMOS clock, this becomes the system clock.
	XTAL2	27	18	A Out	Crystal Output. This pin is the excitation driver for a crystal or ceramic resonator.
	MONEN	28	19	D In	VDD Monitor Enable. When tied high, this pin enables the internal VDD monitor, which forces a system reset when VDD is < 2.7 V. When tied low, the internal VDD monitor is disabled.
	VREF	12	7	A I/O	Bandgap Voltage Reference Output (all devices). DAC Voltage Reference Input (F021/3 only).
	VREFA		8	A In	ADC0 and ADC1 Voltage Reference Input.
	VREF0	16		A In	ADC0 Voltage Reference Input.
	VREF2	17		A In	ADC1 Voltage Reference Input.

C8051F040/1/2/3



Table 4.1. Pin Definitions

		Pin Nu	mbers		
	Name	F040	F041	Туре	Description
		F042	F043		
	VREF	15		A In	DAC Voltage Reference Input.
	AIN0.0	18	9	A In	ADC0 Input Channel 0 (See ADC0 Specification for complete description).
www.DataSheet4U.	com AIN0.1	19	10	A In	ADC0 Input Channel 1 (See ADC0 Specification for complete description).
	AIN0.2	20	11	A In	ADC0 Input Channel 2 (See ADC0 Specification for complete description).
	AIN0.3	21	12	A In	ADC0 Input Channel 3 (See ADC0 Specification for complete description).
	HVCAP	22	13	A I/O	High Voltage Difference Amplifier Capacitor.
	HVREF	23	14	A In	High Voltage Difference Amplifier Reference.
	HVAIN+	24	15	A In	High Voltage Difference Amplifier Positive Signal Input.
	HVAIN-	25	16	A In	High Voltage Difference Amplifier Positive Signal Input.
	CANTX	7	2	D Out	Controller Area Network Transmit Output.
	CANRX	6	1	D In	Controller Area Network Receive Input.
	DAC0	100	64	A Out	Digital to Analog Converter 0 Voltage Output. (See DAC Specifica- tion for complete description).
	DAC1	99	63	A Out	Digital to Analog Converter 1 Voltage Output. (See DAC Specifica- tion for complete description).
	P0.0	62	55	D I/O	Port 0.0. See Port Input/Output section for complete description.
	P0.1	61	54	D I/O	Port 0.1. See Port Input/Output section for complete description.
	P0.2	60	53	D I/O	Port 0.2. See Port Input/Output section for complete description.
	P0.3	59	52	D I/O	Port 0.3. See Port Input/Output section for complete description.
	P0.4	58	51	D I/O	Port 0.4. See Port Input/Output section for complete description.
	P0.5/ALE	57	50	D I/O	ALE Strobe for External Memory Address bus (multiplexed mode) Port 0.5 See Port Input/Output section for complete description.
	P0.6/RD	56	49	D I/O	/RD Strobe for External Memory Address bus Port 0.6 See Port Input/Output section for complete description.



Table 4.1. Pin Definitions

		Pin Nu	mbers		
	Name	F040	F041	Туре	Description
		F042	F043		
	P0.7/WR	55	48	D I/O	/WR Strobe for External Memory Address bus Port 0.7 See Port Input/Output section for complete description.
ataSheet4U.	P1.0/AIN2.0/A8	36	29	A In D I/O	ADC1 Input Channel 0 (See ADC1 Specification for complete description). Bit 8 External Memory Address bus (Non-multiplexed mode) Port 1.0 See Port Input/Output section for complete description.
	P1.1/AIN2.1/A9	35	28	A In D I/O	Port 1.1. See Port Input/Output section for complete description.
	P1.2/AIN2.2/A10	34	27	A In D I/O	Port 1.2. See Port Input/Output section for complete description.
	P1.3/AIN2.3/A11	33	26	A In D I/O	Port 1.3. See Port Input/Output section for complete description.
	P1.4/AIN2.4/A12	32	23	A In D I/O	Port 1.4. See Port Input/Output section for complete description.
	P1.5/AIN2.5/A13	31	22	A In D I/O	Port 1.5. See Port Input/Output section for complete description.
	P1.6/AIN2.6/A14	30	21	A In D I/O	Port 1.6. See Port Input/Output section for complete description.
	P1.7/AIN2.7/A15	29	20	A In D I/O	Port 1.7. See Port Input/Output section for complete description.
	P2.0/A8m/A0	46	37	D I/O	Bit 8 External Memory Address bus (Multiplexed mode) Bit 0 External Memory Address bus (Non-multiplexed mode) Port 2.0 See Port Input/Output section for complete description.
	P2.1/A9m/A1	45	36	D I/O	Port 2.1. See Port Input/Output section for complete description.
	P2.2/A10m/A2	44	35	D I/O	Port 2.2. See Port Input/Output section for complete description.
	P2.3/A11m/A3	43	34	D I/O	Port 2.3. See Port Input/Output section for complete description.
	P2.4/A12m/A4	42	33	D I/O	Port 2.4. See Port Input/Output section for complete description.
	P2.5/A13m/A5	41	32	D I/O	Port 2.5. See Port Input/Output section for complete description.
	P2.6/A14m/A6	40	31	D I/O	Port 2.6. See Port Input/Output section for complete description.
	P2.7/A15m/A7	39	30	D I/O	Port 2.7. See Port Input/Output section for complete description.





Table 4.1. Pin Definitions

		Pin Nu	mbers		
	Name	F040	F041	Туре	Description
		F042	F043		
w.DataSheet4U.	P3.0/AD0/D0	54	47	A In D I/O	Bit 0 External Memory Address/Data bus (Multiplexed mode) Bit 0 External Memory Data bus (Non-multiplexed mode) Port 3.0 See Port Input/Output section for complete description. ADC0 Input. (See ADC0 Specification for complete description.)
	P3.1/AD1/D1	53	46	A In D I/O	Port 3.1. See Port Input/Output section for complete description. ADC0 Input. (See ADC0 Specification for complete description.)
	P3.2/AD2/D2	52	45	A In D I/O	Port 3.2. See Port Input/Output section for complete description. ADC0 Input. (See ADC0 Specification for complete description.)
	P3.3/AD3/D3	51	44	A In D I/O	Port 3.3. See Port Input/Output section for complete description. ADC0 Input. (See ADC0 Specification for complete description.)
	P3.4/AD4/D4	50	43	A In D I/O	Port 3.4. See Port Input/Output section for complete description. ADC0 Input. (See ADC0 Specification for complete description.)
	P3.5/AD5/D5	49	42	A In D I/O	Port 3.5. See Port Input/Output section for complete description. ADC0 Input. (See ADC0 Specification for complete description.)
	P3.6/AD6/D6	48	39	A In D I/O	Port 3.6. See Port Input/Output section for complete description. ADC0 Input. (See ADC0 Specification for complete description.)
	P3.7/AD7/D7	47	38	A In D I/O	Port 3.7. See Port Input/Output section for complete description. ADC0 Input. (See ADC0 Specification for complete description.)
	P4.0	98		D I/O	Port 4.0. See Port Input/Output section for complete description.
	P4.1	97		D I/O	Port 4.1. See Port Input/Output section for complete description.
	P4.2	96		D I/O	Port 4.2. See Port Input/Output section for complete description.
	P4.3	95		D I/O	Port 4.3. See Port Input/Output section for complete description.
	P4.4	94		D I/O	Port 4.4. See Port Input/Output section for complete description.
	P4.5/ALE	93		D I/O	ALE Strobe for External Memory Address bus (multiplexed mode) Port 4.5 See Port Input/Output section for complete description.
	P4.6/RD	92		D I/O	/RD Strobe for External Memory Address bus Port 4.6 See Port Input/Output section for complete description.
	P4.7/WR	91		D I/O	/WR Strobe for External Memory Address bus Port 4.7 See Port Input/Output section for complete description.



C8051F040/1/2/3

Table 4.1. Pin Definitions

	Pin Numbers			
Name	F040	F041	Туре	Description
	F042	F043		
P5.0/A8	88		D I/O	Bit 8 External Memory Address bus (Non-multiplexed mode) Port 5.0 See Port Input/Output section for complete description.
P5.1/A9	87		D I/O	Port 5.1. See Port Input/Output section for complete description.
J. tom P5.2/A10	86		D I/O	Port 5.2. See Port Input/Output section for complete description.
P5.3/A11	85		D I/O	Port 5.3. See Port Input/Output section for complete description.
P5.4/A12	84		D I/O	Port 5.4. See Port Input/Output section for complete description.
P5.5/A13	83		D I/O	Port 5.5. See Port Input/Output section for complete description.
P5.6/A14	82		D I/O	Port 5.6. See Port Input/Output section for complete description.
P5.7/A15	.8m/A0 80 D I/O Bit 8 External Memory Address bus (M Bit 0 External Memory Address bus (No Port 6.0		Port 5.7. See Port Input/Output section for complete description.	
P6.0/A8m/A0			D I/O	Bit 8 External Memory Address bus (Multiplexed mode) Bit 0 External Memory Address bus (Non-multiplexed mode) Port 6.0 See Port Input/Output section for complete description.
P6.1/A9m/A1	79		D I/O	Port 6.1. See Port Input/Output section for complete description.
P6.2/A10m/A2	78		D I/O	Port 6.2. See Port Input/Output section for complete description.
P6.3/A11m/A3	77		D I/O	Port 6.3. See Port Input/Output section for complete description.
P6.4/A12m/A4	76		D I/O	Port 6.4. See Port Input/Output section for complete description.
P6.5/A13m/A5	75		D I/O	Port 6.5. See Port Input/Output section for complete description.
P6.6/A14m/A6	74		D I/O	Port 6.6. See Port Input/Output section for complete description.
P6.7/A15m/A7	73		D I/O	Port 6.7. See Port Input/Output section for complete description.
P7.0/AD0/D0	72		D I/O	Bit 0 External Memory Address/Data bus (Multiplexed mode) Bit 0 External Memory Data bus (Non-multiplexed mode) Port 7.0 See Port Input/Output section for complete description.
P7.1/AD1/D1	71		D I/O	Port 7.1. See Port Input/Output section for complete description.
P7.2/AD2/D2	70		D I/O	Port 7.2. See Port Input/Output section for complete description.
P7.3/AD3/D3	69		D I/O	Port 7.3. See Port Input/Output section for complete description.
P7.4/AD4/D4	68		D I/O	Port 7.4. See Port Input/Output section for complete description.
P7.5/AD5/D5	67		D I/O	Port 7.5. See Port Input/Output section for complete description.






Table 4.1. Pin Definitions

	Pin Nu	mbers		
Name	F040	F041	Туре	Description
	F042	F043		
P7.6/AD6/D6	66		D I/O	Port 7.6. See Port Input/Output section for complete description.
P7.7/AD7/D7	65		D I/O	Port 7.7. See Port Input/Output section for complete description.

www.DataSheet4U.com












Figure 4.2. TQFP-100 Package Drawing













Figure 4.4. TQFP-64 Package Drawing






5. 12-BIT ADC (ADC0, C8051F040/1 ONLY)

The ADC0 subsystem for the C8051F040/1 consists of a 9-channel, configurable analog multiplexer (AMUX0), a programmable gain amplifier (PGA0), and a 100 ksps, 12-bit successive-approximation-register ADC with integrated track-and-hold and Programmable Window Detector (see block diagram in Figure 5.1). The AMUX0, PGA0, Data Conversion Modes, and Window Detector are all configurable under software control via the Special Function Registers shown in Figure 5.1. The voltage reference used by ADC0 is selected as described in Section "9. VOLTAGE REFERENCE (C8051F040/2)" on page 107 for C8051F040/2 devices, or Section "10. VOLTAGE REFERENCE (C8051F041/3)" on page 109 for C8051F041/3 devices. The ADC0 subsystem (ADC0, track-and-hold and PGA0) is enabled only when the AD0EN bit in the ADC0 Control register (ADC0CN) is set to logic 1. The ADC0 subsystem is in low power shutdown when this bit is logic 0.



Figure 5.1. 12-Bit ADC0 Functional Block Diagram



5.1. Analog Multiplexer and PGA


The analog multiplexer can input analog signals to the ADC from four external analog input pins (AIN0.0 - AIN0.3), Port 3 port pins (optionally configured as analog input pins), High Voltage Difference Amplifier, or an internally connected on-chip temperature sensor (temperature transfer function is shown in Figure 5.11). AMUX input pairs can be programmed to operate in either differential or single-ended mode. This allows the user to select the best measurement technique for each input channel, and even accommodates mode changes "on-the-fly". The AMUX defaults to all single-ended inputs upon reset. There are three registers associated with the AMUX: the Channel Selection register AMX0SL (Figure 5.4), the Configuration register AMX0CF (Figure 5.3), and the Port Pin Selection register AMX0PRT (Figure 5.6). The table in Figure 5.4 shows AMUX functionality by channel for each possible configuration. The PGA amplifies the AMUX output signal by an amount determined by the states of the AMP0GN2-0 bits in the ADC0 Configuration register, ADC0CF (Figure 5.12). The PGA can be software-programmed for gains of 0.5, 2, 4, 8 or 16. Gain defaults to unity on reset. See "Analog Multiplexer and PGA" on page 41.





5.1.1. Analog Input Configuration

The analog multiplexer routes signals from external analog input pins, Port 3 I/O pins (See "Configuring Port 1, 2, and 3 Pins as Analog Inputs" on page 193.), a High Voltage Difference Amplifier, and an on-chip temperature sensor as shown in Figure 5.2





Analog signals may be input from four external analog input pins (AIN0.0 through AIN0.3) as differential or singleended measurements. Additionally, Port 3 I/O Port Pins may be configured to input analog signals. Port 3 pins configured as analog inputs are selected using the Port Pin Selection register (AMX0PRT). Any number of Port 3 pins may be selected simultaneously as inputs to the AMUX. Even numbered Port 3 pins and odd numbered Port 3 pins are routed to separate AMUX inputs. (**NOTE:** Even port pins and odd port pins that are simultaneously selected will be shorted together as "wired-OR".) In this way, differential measurements may be made when using the Port 3 pins (voltage difference between selected even and odd Port 3 pins) as shown in Figure 5.2.

The High Voltage Difference Amplifier (HVDA) can reject up to 60 volts common-mode for differential measurement of up to the reference voltage to the ADC (0 to VREF volts). The output of the HVDA can be selected as an input to the ADC using the AMUX. (See "High Voltage Difference Amplifier" on page 46.)



R/W R R R R R/W R/W R/W Reset Value PORT3IC HVDA2C AIN23IC AIN01IC 0000000 --_ _ Bit6 Bit3 Bit2 Bit1 Bit7 Bit5 Bit4 Bit0 SFR Address: SFR Address: 0xBA SFR Page: 0 Bits7-4: UNUSED. Read = 0000b; Write = don't care PORT3IC: Port 3 even/odd Pin Input Pair Configuration Bit Bit3: 0: Port 3 even and odd input channels are independent single-ended inputs 1: Port 3 even and odd input channels are (respectively) +, - difference input pair Bit2: HVDA2C: HVDA 2's Compliment Bit 0: HVDA output measured as an independent single-ended input 1: HVDA result for 2's compliment value Bit1: AIN23IC: AIN0.2, AIN0.3 Input Pair Configuration Bit 0: AIN0.2 and AIN0.3 are independent single-ended inputs 1: AIN0.2, AIN0.3 are (respectively) +, - difference input pair Bit0: AIN01IC: AIN0.0, AIN0.1 Input Pair Configuration Bit 0: AIN0.0 and AIN0.1 are independent single-ended inputs 1: AIN0.0, AIN0.1 are (respectively) +, - difference input pair NOTE: The ADC0 Data Word is in 2's complement format for channels configured as difference.

Figure 5.3. AMX0CF: AMUX0 Configuration Register (C8051F040/1/2/3)

Figure 5.4. AMX0SL: AMUX0 Channel Select Register






Figure 5.5. AMUX Selection Chart (AMX0AD3-0 and AMX0CF.3-0 bits)

					A	MX0AD3	-0			
		0000	0001	0010	0011	0100	0101	0110	0111	1xxx
	0000	AIN0.0	AIN0.1	AIN0.2	AIN0.3	HVDA	AGND	P3EVEN	P3ODD	TEMP SENSOR
	0001	+(AIN0.0) -(AIN0.1)		AIN0.2	AIN0.3	HVDA	AGND	P3EVEN	P3ODD	TEMP SENSOR
	0010	AIN0.0	AIN0.1	+(AIN0.2) -(AIN0.3)		HVDA	AGND	P3EVEN	P3ODD	TEMP SENSOR
colin	0011	+(AIN0.0) -(AIN0.1)		+(AIN0.2) -(AIN0.3)		HVDA	AGND	P3EVEN	P3ODD	TEMP SENSOR
	0100	AIN0.0	AIN0.1	AIN0.2	AIN0.3			P3EVEN	P3ODD	TEMP SENSOR
	0101	+(AIN0.0) -(AIN0.1)		AIN0.2	AIN0.3			P3EVEN	P3ODD	TEMP SENSOR
3-0	0110	AIN0.0	AIN0.1	+(AIN0.2) -(AIN0.3)				P3EVEN	P3ODD	TEMP SENSOR
Bits	0111	+(AIN0.0) -(AIN0.1)		+(AIN0.2) -(AIN0.3)				P3EVEN	P3ODD	TEMP SENSOR
AMX0CF	1000	AIN0.0	AIN0.1	AIN0.2	AIN0.3	HVDA	AGND	+P3EVEN -P3ODD		TEMP SENSOR
AMC	1001	+(AIN0.0) -(AIN0.1)		AIN0.2	AIN0.3	HVDA	AGND	+P3EVEN -P3ODD		TEMP SENSOR
	1010	AIN0.0	AIN0.1	+(AIN0.2) -(AIN0.3)		HVDA	AGND	+P3EVEN -P3ODD		TEMP SENSOR
	1011	+(AIN0.0) -(AIN0.1)		+(AIN0.2) -(AIN0.3)		HVDA	AGND	+P3EVEN -P3ODD		TEMP SENSOR
	1100	AIN0.0	AIN0.1	AIN0.2	AIN0.3			+P3EVEN -P3ODD)		TEMP SENSOR
	1101	+(AIN0.0) -(AIN0.1)		AIN0.2	AIN0.3			+P3EVEN -P3ODD		TEMP SENSOR
	1110	AIN0.0	AIN0.1	+(AIN0.2) -(AIN0.3)				+P3EVEN -P3ODD		TEMP SENSOR
	1111	+(AIN0.0) -(AIN0.1)		+(AIN0.2) -(AIN0.3)				+P3EVEN -P3ODD		TEMP SENSOR

NOTE: "P3EVEN" denotes even numbered and "P3ODD" odd numbered Port 3 pins selected in the AMX0PRT register.



Figure 5.6. AMX0PRT: Port 3 Pin Selection Register

PAIN' Bit? Bit7: M4U.com Bit6: Bit5: Bit4: Bit3: Bit2: Bit1: Bit0:	1 1 1 1 1 2	PAIN6EN Bit6 AIN7EN: Pit	PAIN5EN Bit5	PAIN4EN Bit4	PAIN3EN Bit3	PAIN2EN Bit2	PAIN1EN Bit1	PAIN0EN Bit0	0000000				
Bit7: HU.com Bit6: Bit5: Bit4: Bit3: Bit2: Bit1:	Pz 0: 1: Pz	AIN7EN: Pir		Bit4	Bit3	Bit2	Bit1	Bit0	-				
t4U.com Bit6: Bit5: Bit4: Bit3: Bit2: Bit1:	0: 1: P/		7 Augles I										
t4U.com Bit6: Bit5: Bit4: Bit3: Bit2: Bit1:	0: 1: P/		. 7 Augles I					SFR Address:					
Bit6: Bit5: Bit4: Bit3: Bit2: Bit1:	0: 1: P/		. 7 Augles I					SFR Page:	0				
Bit6: Bit5: Bit4: Bit3: Bit2: Bit1:	0: 1: P/		n / Anglogr	nnut Fnahle	Rit								
Bit6: Bit5: Bit4: Bit3: Bit2: Bit1:	1: P/					ШХ							
Bit5: Bit4: Bit3: Bit2: Bit1:	PA	0: P3.7 is not selected as an analog input to the AMUX.1: P3.7 is selected as an analog input to the AMUX.											
Bit5: Bit4: Bit3: Bit2: Bit1:						•							
Bit4: Bit3: Bit2: Bit1:	0.	PAIN6EN: Pin 6 Analog Input Enable Bit 0: P3.6 is not selected as an analog input to the AMUX.											
Bit4: Bit3: Bit2: Bit1:					the AMUX								
Bit4: Bit3: Bit2: Bit1:						•							
Bit3: Bit2: Bit1:	0: P3.5 is not selected as an analog input to the AMUX.1: P3.5 is selected as an analog input to the AMUX.												
Bit3: Bit2: Bit1:													
Bit3: Bit2: Bit1:													
Bit2: Bit1:					ut to the AM	ШХ							
Bit2: Bit1:					the AMUX								
Bit2: Bit1:				nput Enable		-							
Bit1:					ut to the AM	IUX.							
Bit1:					the AMUX								
Bit1:				nput Enable									
					ut to the AM	IUX.							
					the AMUX								
				nput Enable									
Bit0:			-	-		IUX.							
Bit0:		0: P3.1 is not selected as an analog input to the AMUX.1: P3.1 is enabled as an analog input to the AMUX.											
				nput Enable									
					ut to the AM	IUX.							
	1:	P3.0 is enal	oled as an an	alog input to	the AMUX								
NOTE	•		-	•		• •	to the AMU						
	even numbered pins that are selected simultaneously are shorted together as "wired-OR".												
	ev												

C8051F040/1/2/3



5.2. High Voltage Difference Amplifier

The High Voltage Difference Amplifier (HVDA) can be used to measure high differential voltages up to 60 V peakto-peak, reject high common-mode voltages up to ± 60 V, and condition the signal voltage range to be suitable for input to ADC0. The input signal to the HVDA may be below AGND to -60 volts, and as high as +60 volts, making the device suitable for both single and dual supply applications. The HVDA will provides a common-mode signal for the ADC via the High Voltage Reference Input (HVREF), allowing measurement of signals outside the specified ADC input range using on-chip circuitry. The HVDA has a gain of 0.05 V/V to 14 V/V. The first stage 20:1 difference amplifier has a gain of 0.05 V/V when the output amplifier is used as a unity gain buffer. When the output amplifier is set to a gain of 280 (selected using the HVGAIN bits in the High Voltage Control Register), the overall gain of 14 can be attained. The HVDA is factory calibrated for a high common-mode rejection of 72 dB.

The HVDA uses four available external pins: +HVAIN, -HVAIN, HVCAP, and the aforementioned HVREF. HVAIN+ and HVAIN- serve as the differential inputs to the HVDA. HVREF can be used to provide a common mode reference for input to ADC0. HVCAP facilitates the use of a capacitor for noise filtering in conjunction with R7 (see Figure 5.7 R7 and other approximate resistor values). Alternatively, the HVCAP could also be used to access amplification of the first stage of the HVDA at an external pin. (See Table 5.2 on page 62 for electrical specifications of the HVDA.)




Figure 5.7. High Voltage Difference Amplifier Functional Diagram

Equation 5.1. Calculating HVDA Output Voltage to ADC0

 $V_{OUT} = [(HVAIN+) - (HVAIN-)] \cdot Gain + HVREF$

<u>NOTE</u>: The output voltage of the HVDA is selected as an input to ADC0 via its analog multiplexer (AMUX0). HVDA output voltages greater than the ADC0 reference voltage (Vref) or less than 0 volts (with respect to analog ground) will result in saturation (output codes > full-scale or output codes < 0 respectively.) Allow for adequet settle/tracking time for proper voltage measurments.



R/W	R	R	R	R/W	R/W	R/W	R/W	Reset Value
HVDAEN	1 -	-	-	HVGAIN3	HVGAIN2	HVGAIN1	HVGAIN0	0000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
							SFR Address: SFR Page:	
Bit7:		igh Voltage Di	ifference A	mplifier (HV	DA) Enable	Bit.		
	0: The HVDA							
D'4 (2)	1: The HVDA	A is enabled.						
	Reserved.			antes 1 Dite				
		VGAIN0: HV			: C (1) . 1: CC			
		Control Bits se	et the ampli	fication gair	in the difference	ence signal i	nput to the H	VDA as
	defined in the	e table below:						
	HVGAIN	3:HVGAIN0	HVDA C	Gain				
	0	000	0.05					
	0	001	0.1					
	0	010	0.125					
	0	011	0.2					
	0	100	0.25					
	0	101	0.4					
	0	110	0.5					
	0	111	0.8					
	1	000	1.0					
	1	001	1.6					
	1	010	2.0					
	1	011	3.2					
	1	100	4.0					
	1	101	6.2					
	1	110	7.6					
	1	110						

C8051F040/1/2/3



5.3. ADC Modes of Operation

ADC0 has a maximum conversion speed of 100 ksps. The ADC0 conversion clock is derived from the system clock divided by the value held in the ADC0SC bits of register ADC0CF.

5.3.1. Starting a Conversion

A conversion can be initiated in one of four ways, depending on the programmed states of the ADC0 Start of Conversion Mode bits (AD0CM1, AD0CM0) in ADC0CN. Conversions may be initiated by:

- 1. Writing a '1' to the AD0BUSY bit of ADC0CN;
- 2. A Timer 3 overflow (i.e. timed continuous conversions);
- 3. A rising edge detected on the external ADC convert start signal, CNVSTR0;
- 4. A Timer 2 overflow (i.e. timed continuous conversions).

The AD0BUSY bit is set to logic 1 during conversion and restored to logic 0 when conversion is complete. The falling edge of AD0BUSY triggers an interrupt (when enabled) and sets the AD0INT interrupt flag (ADC0CN.5). Converted data is available in the ADC0 data word MSB and LSB registers, ADC0H, ADC0L. Converted data can be either left or right justified in the ADC0H:ADC0L register pair (see example in Figure 5.16) depending on the programmed state of the AD0LJST bit in the ADC0CN register.

When initiating conversions by writing a '1' to AD0BUSY, the AD0INT bit should be polled to determine when a conversion has completed (ADC0 interrupts may also be used). The recommended polling procedure is shown below.


Step 1. Write a '0' to AD0INT; Step 2. Write a '1' to AD0BUSY; Step 3. Poll AD0INT for '1'; Step 4. Process ADC0 data.

5.3.2. Tracking Modes

The AD0TM bit in register ADC0CN controls the ADC0 track-and-hold mode. In its default state, the ADC0 input is continuously tracked when a conversion is not in progress. When the AD0TM bit is logic 1, ADC0 operates in low-power tracking mode. In this mode, each conversion is preceded by a tracking period of 3 SAR clocks after the start-of-conversion signal. When the CNVSTR0 signal is used to initiate conversions in low-power tracking mode, ADC0 tracks only when CNVSTR0 is low; conversion begins on the rising edge of CNVSTR0 (see Figure 5.9). Tracking can also be disabled when the entire chip is in low power standby or sleep modes. Low-power tracking mode is also useful when AMUX or PGA settings are frequently changed, to ensure that settling time requirements are met (see Section "5.3.3. Settling Time Requirements" on page 50).



Figure 5.9. 12-Bit ADC Track and Conversion Example Timing



A. ADC Timing for External Trigger Source

C8051F040/1/2/3



5.3.3. Settling Time Requirements

When the ADC0 input configuration is changed (i.e., a different MUX or PGA selection), a minimum tracking time is required before an accurate conversion can be performed. This tracking time is determined by the ADC0 MUX resistance, the ADC0 sampling capacitance, any external source resistance, and the accuracy required for the conversion. Figure 5.10 shows the equivalent ADC0 input circuits for both differential and Single-ended modes. Notice that the equivalent time constant for both input circuits is the same. The required settling time for a given settling accuracy (*SA*) may be approximated by Equation 5.2. When measuring the Temperature Sensor output, R_{TOTAL} reduces to R_{MUX} . Note that in Low-Power tracking mode, three SAR clocks are used for tracking at the start of every conversion. For most applications, these three SAR clocks will meet the tracking requirements. See Figure 5.1 for absolute minimum settling/tracking time requirements.

ww.DataSheet4U.com

Equation 5.2. ADC0 Settling Time Requirements

$$t = \ln\left(\frac{2^n}{SA}\right) \times R_{TOTAL} C_{SAMPLE}$$

Where:


SA is the settling accuracy, given as a fraction of an LSB (for example, 0.25 to settle within 1/4 LSB) *t* is the required settling time in seconds R_{TOTAL} is the sum of the ADC0 MUX resistance and any external source resistance.

n is the ADC resolution in bits (12).

Figure 5.10. ADC0 Equivalent Input Circuits








MUX Select AIN0.x \swarrow $R_{MUX} = 5k$ $R_{C_{Input}} = R_{MUX} * C_{SAMPLE} = 10pF$



C8051F040/1/2/3





www.DataSheet4U.com



Figure 5.12. ADC0CF:	ADC0	Configuration	Register
8		0	0

						- /					
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value		
	AD0SC4	AD0SC3	AD0SC2	AD0SC1	AD0SC0	AMP0GN2	AMP0GN1	AMP0GN0	11111000		
	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0			
		SFR Address: 0xBC									
	SFR Page: 0										
	Bits7-3:AD0SC4-0: ADC0 SAR Conversion Clock Period Bits \circ SAR Conversion clock is derived from system clock by the following equation, where AD0SC refers \circ to the 5-bit value held in AD0SC4-0, and CLK_{SAR0} refers to the desired ADC0 SAR clock See										
J.c											
	Figure 5.1 for SAR clock configuration requirements.										
		$AD0SC = \frac{SYSCLK}{CLK_{SAR0}} - 1$									
			CLK _{SAR0}								
	Bits2-0:	AMP0GN2-0		rnal Amplifi	er Gain (PG.	A)					
		000: Gain = 1									
		001: Gain = 2									
		010: Gain = 4									
		011: Gain $= 8$									
		10x: Gain = 1	.6								
		11x: Gain $= 0$.5								



Figure 5.13. ADC0CN: ADC0 Control Register

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Valu
AD0EN	AD0TM	AD0INT	AD0BUSY	AD0CM1	AD0CM0	AD0WINT	AD0LJST	0000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit Addressabl
							SFR Address: SFR Page:	0xE8
Bit7:	AD0EN: AD	C0 Enable	Bit.					
	0: ADC0 Dis	sabled. ADC	C0 is in low-p	ower shutdo	wn.			
			0 is active an	d ready for d	lata conversi	ons.		
Bit6:AD0TM: ADC Track Mode Bit0: When the ADC is enabled, tracking is continuous unless a conversion is in process								
					us unless a c	onversion is in	process	
			AD0CM1-0 t					
Bit5:			sion Comple	-	lag.			
			d by software			4. 9	1 1	
					ce the last tin	ne this flag wa	s cleared.	
Bit4:	AD0BUSY:	-	a data conve	rsion.				
DII4.	Read:	ADC0 Busy	DIL.					
		nversion is	complete or a	conversion	is not current	tly in progress	AD0INT is	set to
			ge of AD0BU		is not earren	in progress		501 10
	1: ADC0 Co			01.				
	Write:		1 8					
	0: No Effect							
	1: Initiates A	DC0 Conve	ersion if AD0	STM1-0 = 0	0b			
Bit3-2:	AD0CM1-0:	ADC0 Star	t of Conversi	on Mode Se	lect.			
	If AD0TM =	= 0:						
			itiated on eve	•		JSY.		
			itiated on ove					
			itiated on risi			STR0.		
			itiated on ove	erflow of Tin	ner 2.			
	If AD0TM =		1		ICN	- C - 2 C A D - 1	1	11
	version.	starts with	the write of	1 10 AD0B0	JSY and last	s for 3 SAR cl	ocks, followe	a by con-
		started by t	he overflow	of Timer 3 a	nd last for 3 (SAR clocks, fo	llowed by co	nversion
	U U	•					•	
 10: ADC0 tracks only when CNVSTR0 input is logic low; conversion starts on rising 0 edge. 11: Tracking started by the overflow of Timer 2 and last for 3 SAR clocks, followed by 								10110
								nversion.
Bit1:	-	•	dow Compare					
	This bit mus			1	U			
			•	match has no	t occurred si	nce this flag w	as last cleare	ed.
	1: ADC0 Wi	ndow Comp	oarison Data i	match has oc	curred.	-		
Bit0:			ustify Select.					
			OL registers	0.0				
	1: Data in Al	DC0H:ADC	OL registers	are left-justif	fied.			

Figure 5.14. ADC0H: ADC0 Data Word MSB Register R/W R/W R/W R/W R/W R/W R/W R/WReset Value 0000000 Bit5 Bit4 Bit3 Bit1 Bit7 Bit6 Bit2 Bit0 SFR Address: SFR Address: 0xBF SFR Page: 0 Bits7-0: ADC0 Data Word High-Order Bits. For AD0LJST = 0: Bits 7-4 are the sign extension of Bit3. Bits 3-0 are the upper 4 bits of the 12-bit ADC0 Data Word. For AD0LJST = 1: Bits 7-0 are the most-significant bits of the 12-bit ADC0 Data Word.

C8051F040/1/2/3

Figure 5.15. ADC0L: ADC0 Data Word LSB Register






Figure 5.16. ADC0 Data Word Example

12-bit ADC0 Data Word appears in the ADC0 Data Word Registers as follows: ADC0H[3:0]:ADC0L[7:0], if AD0LJST = 0

(ADC0H[7:4] will be sign-extension of ADC0H.3 for a differential reading, otherwise = 0000b).

ADC0H[7:0]:ADC0L[7:4], if AD0LJST = 1 (ADC0L[3:0] = 0000b).

www.DataSheet4U.com

Example: ADC0 Data Word Conversion Map, AIN0 Input in Single-Ended Mode (AMX0CF = 0x00, AMX0SL = 0x00)

AIN0-AGND (Volts)	ADC0H:ADC0L (AD0LJST = 0)	ADC0H:ADC0L (AD0LJST = 1)							
VREF * (4095/4096)	0x0FFF	0xFFF0							
VREF / 2	0x0800	0x8000							
VREF * (2047/4096)	0x07FF	0x7FF0							
0	0x0000	0x0000							

Example: ADC0 Data Word Conversion Map, AIN0-AIN1 Differential Input Pair (AMX0CF = 0x01, AMX0SL = 0x00)

(11111001	ONOI, MULLOSE ONOO)	
AIN0-AGND (Volts)		ADC0H:ADC0L (AD0LJST = 1)
VREF * (2047/2048)	0x07FF	0x7FF0
VREF / 2	0x0400	0x4000
VREF * (1/2048)	0x0001	0x0010
0	0x0000	0x0000
-VREF * (1/2048)	0xFFFF (-1d)	0xFFF0
-VREF / 2	0xFC00 (-1024d)	0xC000
-VREF	0xF800 (-2048d)	0x8000

For AD0LJST = 0:

 $Code = Vin \times \frac{Gain}{VREF} \times 2^n$; 'n' = 12 for Single-Ended; 'n'=11 for Differential.


C8051F040/1/2/3



5.4. ADC0 Programmable Window Detector

The ADC0 Programmable Window Detector continuously compares the ADC0 output to user-programmed limits, and notifies the system when an out-of-bound condition is detected. This is especially effective in an interrupt-driven system, saving code space and CPU bandwidth while delivering faster system response times. The window detector interrupt flag (AD0WINT in ADC0CN) can also be used in polled mode. The high and low bytes of the reference words are loaded into the ADC0 Greater-Than and ADC0 Less-Than registers (ADC0GTH, ADC0GTL, ADC0LTH, and ADC0LTL). Reference comparisons are shown starting on page 57. Notice that the window detector flag can be asserted when the measured data is inside or outside the user-programmed limits, depending on the programming of the ADC0GTx and ADC0LTx registers.










Figure 5.19. ADC0LTH: ADC0 Less-Than Data High Byte Register




Figure 5.20. ADC0LTL: ADC0 Less-Than Data Low Byte Register






Figure 5.21. 12-Bit ADC0 Window Interrupt Example: Right Justified Single-Ended Data

	Input Voltage (AD0 - AGND)	ADC Data Word		_	Input Voltage (AD0 - AGND)	ADC Data Word	
	REF x (4095/4096)	0x0FFF			REF x (4095/4096)	0x0FFF	
			AD0WINT not affected				AD0WINT=1
		0x0201		-		0x0201	<u>)</u>
	REF x (512/4096)	0x0200	ADC0LTH:ADC0LTL		REF x (512/4096)	0x0200	ADC0GTH:ADC0GTL
ataSheet4U.	com 0x01FF 0x0101		AD0WINT=1	> AD0WINT=1		0x01FF 0x0101	AD0WINT not affected
	REF x (256/4096)	0x0100	ADC0GTH:ADC0GTL	-	REF x (256/4096)	0x0100	ADC0LTH:ADC0LTL
	0	0x00FF 0x0000	AD0WINT not affected	-	0	0x00FF 0x0000	ADOWINT=1
	Given: AMX0SL = 0x00, AMX0CF = 0x00 AD0LJST = '0', ADC0LTH:ADC0LTL = 0x0200, ADC0GTH:ADC0GTL = 0x0100. An ADC0 End of Conversion will cause an ADC0 Window Compare Interrupt (AD0WINT = '1') if the resulting ADC0 Data Word is < 0x0200 and > 0x0100.			Given: AMX0SL = 0x00, AMX0CF = 0x00, AD0LJST = '0', ADC0LTH:ADC0LTL = 0x0100, ADC0GTH:ADC0GTL = 0x0200. An ADC0 End of Conversion will cause an ADC0 Window Compare Interrupt (AD0WINT = '1') if the resulting ADC0 Data Word is > 0x0200 or < 0x0100.			



Figure 5.22. 12-Bit ADC0 Window Interrupt Example: Right Justified Differential Data

	Input Voltage (AD0 - AD1)	ADC Data Word		Input Voltage (AD0 - AD1)	ADC Data Word	
	REF x (2047/2048)	0x07FF		REF x (2047/2048)	0x07FF	
			AD0WINT not affected			AD0WINT=1
		0x0101			0x0101	
	REF x (256/2048)	0x0100	ADC0LTH:ADC0LTL	REF x (256/2048)	0x0100	ADC0GTH:ADC0GTL
DataSheet4U.	com	0x00FF	AD0WINT=1		0x00FF	ADOWINT
		0x0000			0x0000	not affected
	REF x (-1/2048)	0xFFFF	ADC0GTH:ADC0GTL	REF x (-1/2048)	0xFFFF	ADC0LTH:ADC0LTL
		0xFFFE	AD0WINT not affected		0xFFFE	AD0WINT=1
	-REF	0xF800		-REF	0xF800	ļ
		LTL = 0x010 OTL = 0xFF Conversion v Interrupt (A 0 Data Word	D0, FFF. will cause an ADC0 D0WINT = '1') if $1 \text{ is } < 0 \times 0100$ and	Given: AMX0SL = 0x00, A AD0LJST = '0', ADC0LTH:ADC0I ADC0GTH:ADC00 An ADC0 End of C Window Compare the resulting ADC0 > 0x0100. (In two's 0xFFFF = -1.)	LTL = 0xFFF GTL = 0x010 Conversion w Interrupt (AI Data Word	FF, 00. vill cause an ADC0 D0WINT = '1') if is < 0xFFFF or



Figure 5.23. 12-Bit ADC0 Window Interrupt Example: Left Justified Single-Ended Data

	Input Voltage (AD0 - AGND)	ADC Data Word		Input Voltage (AD0 - AGND)	ADC Data Word			
	REF x (4095/4096)	0xFFF0		REF x (4095/4096)	0xFFF0			
			AD0WINT not affected			AD0WINT=1		
		0x2010			0x2010			
	REF x (512/4096)	0x2000	ADC0LTH:ADC0LTL	REF x (512/4096)	0x2000	ADC0GTH:ADC0GTL		
ataSheet4U.	om	0x1FF0	AD0WINT=1		0x1FF0	ADOWINT		
		0x1010	<u>}</u>		0x1010	not affected		
	REF x (256/4096)	0x1000	ADC0GTH:ADC0GTL	REF x (256/4096)	0x1000	ADC0LTH:ADC0LTL		
		0x0FF0	AD0WINT not affected		0x0FF0	> ADOWINT=1		
	0	0x0000		0	0x0000			
		DLTL = 0x200 DGTL = 0x10 Conversion v Interrupt (A	00, 00. will cause an ADC0 D0WINT = '1') if	Given: AMX0SL = 0x00, AMX0CF = 0x00, AD0LJST = '1' ADC0LTH:ADC0LTL = 0x1000, ADC0GTH:ADC0GTL = 0x2000. An ADC0 End of Conversion will cause an AD0 Window Compare Interrupt (AD0WINT = '1') is the resulting ADC0 Data Word is < 0x1000 or > 0x2000.				





Figure 5.24. 12-Bit ADC0 Window Interrupt Example: Left Justified Differential Data

	Input Voltage (AD0 - AD1)	ADC Data Word			Input Voltage (AD0 - AD1)	ADC Data Word	
	REF x (2047/2048)	0x7FF0			REF x (2047/2048)	0x7FF0	
			AD0WINT not affected				AD0WINT=1
		0x1010				0x1010	
	REF x (256/2048)	0x1000	ADC0LTH:ADC0LTL		REF x (256/2048)	0x1000	ADC0GTH:ADC0GTL
v.DataSheet4U.o	com	0x0FF0 0x0000	AD0WINT=1			0x0FF0 0x0000	AD0WINT not affected
	REF x (-1/2048)	0xFFF0	ADC0GTH:ADC0GTL		REF x (-1/2048)	0xFFF0	ADC0LTH:ADC0LTL
	-REF	0xFFE0 0x8000	AD0WINT not affected		-REF	0xFFE0 0x8000	ADOWINT=1
		LTL = 0x100 GTL = 0xFF Conversion v Interrupt (A 0 Data Word	200, FFO. will cause an ADC0 D0WINT = '1') if I is < 0x1000 and	Given: AMX0SL = 0x00, AMX0CF = 0x01, AD0LJST = '1', ADC0LTH:ADC0LTL = 0xFFF0, ADC0GTH:ADC0GTL = 0x1000. An ADC0 End of Conversion will cause an ADC Window Compare Interrupt (AD0WINT = '1') if the resulting ADC0 Data Word is < 0xFFF0 or > 0x1000. (Two's-complement math.)			



Table 5.1. 12-Bit ADC0 Electrical Characteristics (C8051F040/1/2/3)

VDD = 3.0V, AV+ = 3.0V, VREF = 2.40V (REFBE=0), PGA Gain = 1, -40°C to +85°C unless otherwise specified

PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
DC ACCURACY		I	1	II	
Maximum SAR Clock Frequency				2.5	MHz
Resolution			12		bits
Integral Nonlinearity				±1	LSB
Differential Nonlinearity	Guaranteed Monotonic			±1	LSB
Offset Error	Note 1		0.5±3		LSB
Full Scale Error	Differential mode; See Note 1		0.4±3		LSB
Offset Temperature Coefficient			±0.25		ppm/°C
DYNAMIC PERFORMANCE (10) kHz sine-wave input, 0 to 1 dB b	below Full	Scale, 10	0 ksps	
Signal-to-Noise Plus Distortion		66			dB
Total Harmonic Distortion	Up to the 5 th harmonic		-75		dB
Spurious-Free Dynamic Range			80		dB
CONVERSION RATE				I I	
Conversion Time in SAR Clocks		16			clocks
Track/Hold Acquisition Time		1.5			μs
Throughput Rate				100	ksps
ANALOG INPUTS				I I	
Input Voltage Range	Single-ended operation	0		VREF	V
*Common-mode Voltage Range	Differential operation	AGND		AV+	V
Input Capacitance			10		pF
TEMPERATURE SENSOR	1			I I	
Nonlinearity	Notes 1, 2		±1		°C
Absolute Accuracy	Notes 1, 2		±3		°C
Gain	Notes 1, 2		2.86 ±0.034		mV/°C
Offset	Notes 1, 2 (Temp = 0° C)		0.776 ±0.009		V
POWER SPECIFICATIONS	4	1	I	I I	
Power Supply Current (AV+ sup- blied to ADC)	Operating Mode, 100 ksps		450	900	μΑ
Power Supply Rejection			±0.3		mV/V

Note 1: Represents one standard deviation from the mean.

Note 2: Includes ADC offset, gain, and linearity variations.

C8051F040/1/2/3



Table 5.2. High Voltage Difference Amplifier Electrical Characteristics

VDD = 3.0V, AV + = 3.0V, VREF = 3.0V, $-40^{\circ}C$ to $+85^{\circ}C$ unless otherwise specified

PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
ANALOG INPUTS				1	
Differential range	peak-to-peak			60	V
Common Mode Range	(HVAIN+) - (HVAIN-) = 0 V	-60		+60	V
ANALOG OUTPUT	i	1			
Output Voltage Range		0.1		2.9	V
DC PERFORMANCE	L				
Common Mode Rejection Ratio	Vcm= -10 V to +10 V, Rs=0	70	72		dB
Offset Voltage			±3		mV
Noise	HVCAP floating		500		nV/rtHz
Nonlinearity	G = 1		72		dB
DYNAMIC PERFORMANCE	i	1			
Small Signal Bandwidth	G = 0.05		3		MHz
Small Signal Bandwidth	G = 1		150		kHz
Slew Rate			2		V/µS
Settling Time	0.01%, G = 0.05, 10 V step		10		μS
INPUT/OUTPUT IMPEDANC	E				
Differential (HVAIN+) input			105		kΩ
Differential (HVAIN-) input			98		kΩ
Common Mode input			51		kΩ
HVCAP			5		kΩ
POWER SPECIFICATION			1	I I	
Quiescent Current			450	1000	μA




6. 10-BIT ADC (ADC0, C8051F042/3 ONLY)

The ADC0 subsystem for the C8051F042/3 consists of a 9-channel, configurable analog multiplexer (AMUX0), a programmable gain amplifier (PGA0), and a 100 ksps, 10-bit successive-approximation-register ADC with integrated track-and-hold and Programmable Window Detector (see block diagram in Figure 6.1). The AMUX0, PGA0, Data Conversion Modes, and Window Detector are all configurable under software control via the Special Function Registers shown in Figure 6.1. The voltage reference used by ADC0 is selected as described in Section "9. VOLTAGE REFERENCE (C8051F040/2)" on page 107 for C8051F040/2 devices, or Section "10. VOLTAGE REFERENCE (C8051F041/3)" on page 109 for C8051F041/043 devices. The ADC0 subsystem (ADC0, track-and-hold and PGA0) is enabled only when the AD0EN bit in the ADC0 Control register (ADC0CN) is set to logic 1. The ADC0 subsystem is in low power shutdown when this bit is logic 0.



Figure 6.1. 10-Bit ADC0 Functional Block Diagram



6.1. Analog Multiplexer and PGA

The analog multiplexer can input analog signals to the ADC from four external analog input pins, Port 3 port pins (optionally configured as analog input pins), High Voltage Difference Amplifier, and an internally connected on-chip temperature sensor (temperature transfer function is shown in Figure 6.11). AMUX input pairs can be programmed to operate in either differential or single-ended mode. This allows the user to select the best measurement technique for each input channel, and even accommodates mode changes "on-the-fly". The AMUX defaults to all single-ended inputs upon reset. There are three registers associated with the AMUX: the Channel Selection register AMX0SL (Figure 6.4), the Configuration register AMX0CF (Figure 6.3), and the Port Pin Selection register AMX0PRT (Figure 6.6). The table in Figure 6.4 shows AMUX functionality by channel, for each possible configuration. The PGA amplifies the AMUX output signal by an amount determined by the states of the AMP0GN2-0 bits in the ADC0 Configuration register, ADC0CF (Figure 6.12). The PGA can be software-programmed for gains of 0.5, 2, 4, 8 or 16. Gain defaults to unity on reset. See "Analog Input Configuration" on page 64 for detailed analog input configuration information.





6.1.1. Analog Input Configuration

The C8051F04x family of devices with an optional High Voltage Difference Amplifier (HVDA) feature. This section describes the analog input configuration that features the optionally available HVDA.

The analog multiplexer routes signals from external analog input pins, Port 3 I/O pins (programmed to be analog inputs), a High Voltage Difference Amplifier, and an on-chip temperature sensor as shown in Figure 6.2




Figure 6.2. Analog Input Diagram

Analog signals may be input from four external analog input pins (AIN0.0 through AIN0.3) as differential or singleended measurements. Additionally, Port 3 I/O Port Pins may be configured to input analog signals. Port 3 pins configured as analog inputs are selected using the Port Pin Selection register (AMX0PRT). Any number of Port 3 pins may be selected simultaneously as inputs to the AMUX. Even numbered Port 3 pins and odd numbered Port 3 pins are routed to separate AMUX inputs. (**NOTE:** Even port pins and odd port pins that are simultaneously selected will be shorted together as "wired-OR".) In this way, differential measurements may be made when using the Port 3 pins (voltage difference between selected even and odd Port 3 pins) as shown in Figure 6.2.

The High Voltage Difference Amplifier (HVDA) will accept analog input signals and reject up to 60 volts commonmode for differential measurement of up to the reference voltage to the ADC (0 to VREF volts). The output of the HVDA can be selected as an input to the ADC using the AMUX as any other channel is selected for measurement.



Figure 6.3. AMX0CF: AMUX0 Configuration Register




Figure 6.4. AMX0SL: AMUX0 Channel Select Register






Figure 6.5. AMUX Selection Chart (AMX0AD3-0 and AMX0CF.3-0 bits)

			AMX0AD3-0								
			0000	0001	0010	0011	0100	0101	0110	0111	1xxx
	000)0	AIN0.0	AIN0.1	AIN0.2	AIN0.3	HVDA	AGND	P3EVEN	P3ODD	TEMP SENSOR
	000)1	+(AIN0.0) -(AIN0.1)		AIN0.2	AIN0.3	HVDA	AGND	P3EVEN	P3ODD	TEMP SENSOR
	001	10	AIN0.0	AIN0.1	+(AIN0.2) -(AIN0.3)		HVDA	AGND	P3EVEN	P3ODD	TEMP SENSOR
om	001	1	+(AIN0.0) -(AIN0.1)		+(AIN0.2) -(AIN0.3)		HVDA	AGND	P3EVEN	P3ODD	TEMP SENSOR
	010)0	AIN0.0	AIN0.1	AIN0.2	AIN0.3			P3EVEN	P3ODD	TEMP SENSOR
	010)1	+(AIN0.0) -(AIN0.1)		AIN0.2	AIN0.3			P3EVEN	P3ODD	TEMP SENSOR
3-0	011	10	AIN0.0	AIN0.1	+(AIN0.2) -(AIN0.3)				P3EVEN	P3ODD	TEMP SENSOR
AMYOCF Rits 3-0	011	1	+(AIN0.0) -(AIN0.1)		+(AIN0.2) -(AIN0.3)				P3EVEN	P3ODD	TEMP SENSOR
XUCE	100)0	AIN0.0	AIN0.1	AIN0.2	AIN0.3	HVDA	AGND	+P3EVEN -P3ODD		TEMP SENSOR
AM	100)1	+(AIN0.0) -(AIN0.1)		AIN0.2	AIN0.3	HVDA	AGND	+P3EVEN -P3ODD		TEMP SENSOR
	101	10	AIN0.0	AIN0.1	+(AIN0.2) -(AIN0.3)		HVDA	AGND	+P3EVEN -P3ODD		TEMP SENSOR
	101	1	+(AIN0.0) -(AIN0.1)		+(AIN0.2) -(AIN0.3)		HVDA	AGND	+P3EVEN -P3ODD		TEMP SENSOR
	11()0	AIN0.0	AIN0.1	AIN0.2	AIN0.3			+P3EVEN -P3ODD)		TEMP SENSOR
	11()1	+(AIN0.0) -(AIN0.1)		AIN0.2	AIN0.3			+P3EVEN -P3ODD		TEMP SENSOR
	111	10	AIN0.0	AIN0.1	+(AIN0.2) -(AIN0.3)				+P3EVEN -P3ODD		TEMP SENSOR
	111	1	+(AIN0.0) -(AIN0.1)		+(AIN0.2) -(AIN0.3)				+P3EVEN -P3ODD		TEMP SENSOR

NOTE: "P3EVEN" denotes even numbered and "P3ODD" odd numbered Port 3 pins selected in the AMX0PRT register.



Figure 6.6. AMX0PRT: Port 3 Pin Selection Register

	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value			
	PAIN7EN	PAIN6EN	PAIN5EN	PAIN4EN	PAIN3EN	PAIN2EN	PAIN1EN	PAIN0EN	0000000			
	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	-			
								SFR Address: SFR Page:				
	Bit7:	PAIN7EN: Pi	n 7 Analog I	nput Enable	Bit							
t4U.co		0: P3.7 is not	selected as a	n analog inp	ut to the AM	IUX.						
		1: P3.7 is selected as an analog input to the AMUX.										
	Bit6:	PAIN6EN: Pi	n 6 Analog I	nput Enable	Bit							
		0: P3.6 is not	selected as a	n analog inp	ut to the AM	IUX.						
		1: P3.6 is sele	cted as an ar	alog input to	the AMUX	.•						
	Bit5:	PAIN5EN: Pi	n 5 Analog I	nput Enable	Bit							
		0: P3.5 is not selected as an analog input to the AMUX.										
		1: P3.5 is selected as an analog input to the AMUX.										
	Bit4:	PAIN4EN: Pi	n 4 Analog I	nput Enable	Bit							
		0: P3.4 is not selected as an analog input to the AMUX.										
		1: P3.4 is sele										
	Bit3:	PAIN3EN: Pi										
		0: P3.3 is not selected as an analog input to the AMUX.										
		1: P3.3 is enabled as an analog input to the AMUX.										
	Bit2:	PAIN2EN: Pi										
		0: P3.2 is not selected as an analog input to the AMUX.										
		1: P3.2 is enabled as an analog input to the AMUX.										
	Bit1:	PAIN1EN: Pin 1 Analog Input Enable Bit										
		0: P3.1 is not selected as an analog input to the AMUX.										
		1: P3.1 is enabled as an analog input to the AMUX.										
	Bit0:											
		PAIN0EN: Pin 0 Analog Input Enable Bit 0: P3.0 is not selected as an analog input to the AMUX.										
		1: P3.0 is ena										
	NOTE: Ar	y number of]	Port 3 pins m	av be selecte	ed simultane	ously inputs	to the AMU	X. Odd num	bered and			
		even numbere	-	•		• •						
			1			-	C					

C8051F040/1/2/3



6.2. High Voltage Difference Amplifier

The High Voltage Difference Amplifier (HVDA) can be used to measure high differential voltages up to 60 V peakto-peak, reject high common-mode voltages up to ± 60 V, and condition the signal voltage range to be suitable for input to ADC0. The input signal to the HVDA may be below AGND to -60 volts, and as high as ± 60 volts, making the device suitable for both single and dual supply applications. The HVDA will provides a common-mode signal for the ADC via the High Voltage Reference Input (HVREF), allowing measurement of signals outside the specified ADC input range using on-chip circuitry. The HVDA has a gain of 0.05 V/V to 14 V/V. The first stage 20:1 difference amplifier has a gain of 0.05 V/V when the output amplifier is used as a unity gain buffer. When the output amplifier is set to a gain of 280 (selected using the HVGAIN bits in the High Voltage Control Register), the overall gain of 14 can be attained. The HVDA is factory calibrated for a high common-mode rejection of 72 dB.

The HVDA uses four available external pins: +HVAIN, -HVAIN, HVCAP, and the aforementioned HVREF. HVAIN+ and HVAIN- serve as the differential inputs to the HVDA. HVREF can be used to provide a common mode reference for input to ADC0. HVCAP facilitates the use of a capacitor for noise filtering in conjunction with R7 (see Figure 6.7 R7 and other approximate resistor values). Alternatively, the HVCAP could also be used to access amplification of the first stage of the HVDA at an external pin. (See Table 6.2 on page 84 for electrical specifications of the HVDA.)




Figure 6.7. High Voltage Difference Amplifier Functional Diagram

Equation 6.1. Calculating HVDA Output Voltage to ADC0

$$V_{OUT} = [(HVAIN+) - (HVAIN-)] \cdot Gain + HVREF$$

<u>NOTE</u>: The output voltage of the HVDA is selected as an input to ADC0 via its analog multiplexer (AMUX0). HVDA output voltages greater than the ADC0 reference voltage (Vref) or less than 0 volts (with respect to analog ground) will result in saturation (output codes > full-scale or output codes < 0 respectively.) Allow for adequet settle/tracking time for proper voltage measurments.



R/W	R	R	R	R/W	R/W	R/W	R/W	Reset Value
HVDAEN	1 -	-	-	HVGAIN3	HVGAIN2	HVGAIN1	HVGAIN0	0000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
							SFR Address: SFR Page:	
Bit7:		igh Voltage Di	ifference Aı	mplifier (HV	DA) Enable	Bit.		
	0: The HVDA							
	1: The HVDA	is enabled.						
	Reserved.							
		VGAIN0: HV						
		Control Bits se	et the ampli	fication gain	if the different	ence signal i	nput to the H	VDA as
	defined in the	table below:						
	HVGAIN	3:HVGAIN0	HVDA G	Gain				
	0	000	0.05					
	0001		0.1					
	0	010	0.125					
	0	011	0.2					
	0	100	0.25					
	0	101	0.4					
	0	110	0.5					
	0	111	0.8					
	10	000	1.0					
	10	001	1.6					
	1	010	2.0					
	1	011	3.2					
	1	100	4.0					
	1	101	6.2					
	1	110	7.6					
	1	110	1.0					

C8051F040/1/2/3



6.3. ADC Modes of Operation

ADC0 has a maximum conversion speed of 100 ksps. The ADC0 conversion clock is derived from the system clock divided by the value held in the ADC0SC bits of register ADC0CF.

6.3.1. Starting a Conversion

A conversion can be initiated in one of four ways, depending on the programmed states of the ADC0 Start of Conversion Mode bits (AD0CM1, AD0CM0) in ADC0CN. Conversions may be initiated by:

- 1. Writing a '1' to the AD0BUSY bit of ADC0CN;
- 2. A Timer 3 overflow (i.e. timed continuous conversions);
- 3. A rising edge detected on the external ADC convert start signal, CNVSTR0;
- 4. A Timer 2 overflow (i.e. timed continuous conversions).

The AD0BUSY bit is set to logic 1 during conversion and restored to logic 0 when conversion is complete. The falling edge of AD0BUSY triggers an interrupt (when enabled) and sets the AD0INT interrupt flag (ADC0CN.5). Converted data is available in the ADC0 data word MSB and LSB registers, ADC0H, ADC0L. Converted data can be either left or right justified in the ADC0H:ADC0L register pair (see example in Figure 6.16) depending on the programmed state of the AD0LJST bit in the ADC0CN register.

When initiating conversions by writing a '1' to AD0BUSY, the AD0INT bit should be polled to determine when a conversion has completed (ADC0 interrupts may also be used). The recommended polling procedure is shown below.


Step 1. Write a '0' to AD0INT; Step 2. Write a '1' to AD0BUSY; Step 3. Poll AD0INT for '1'; Step 4. Process ADC0 data.

6.3.2. Tracking Modes

The AD0TM bit in register ADC0CN controls the ADC0 track-and-hold mode. In its default state, the ADC0 input is continuously tracked when a conversion is not in progress. When the AD0TM bit is logic 1, ADC0 operates in low-power tracking mode. In this mode, each conversion is preceded by a tracking period of 3 SAR clocks after the start-of-conversion signal. When the CNVSTR0 signal is used to initiate conversions in low-power tracking mode, ADC0 tracks only when CNVSTR0 is low; conversion begins on the rising edge of CNVSTR0 (see Figure 6.9). Tracking can also be disabled when the entire chip is in low power standby or sleep modes. Low-power tracking mode is also useful when AMUX or PGA settings are frequently changed, to ensure that settling time requirements are met (see Section "6.3.3. Settling Time Requirements" on page 72).



Figure 6.9. 10-Bit ADC Track and Conversion Example Timing



A. ADC Timing for External Trigger Source

C8051F040/1/2/3



6.3.3. Settling Time Requirements

When the ADC0 input configuration is changed (i.e., a different MUX or PGA selection), a minimum tracking time is required before an accurate conversion can be performed. This tracking time is determined by the ADC0 MUX resistance, the ADC0 sampling capacitance, any external source resistance, and the accuracy required for the conversion. Figure 6.10 shows the equivalent ADC0 input circuits for both Differential and Single-ended modes. Notice that the equivalent time constant for both input circuits is the same. The required settling time for a given settling accuracy (*SA*) may be approximated by Equation 6.2. When measuring the Temperature Sensor output, R_{TOTAL} reduces to R_{MUX} . Note that in low-power tracking mode, three SAR clocks are used for tracking at the start of every conversion. For most applications, these three SAR clocks will meet the tracking requirements. See Table 6.1 for absolute minimum settling/tracking time requirements.

ww.DataSheet4U.com

Equation 6.2. ADC0 Settling Time Requirements

$$t = \ln\left(\frac{2^n}{SA}\right) \times R_{TOTAL} C_{SAMPLE}$$

Where:


SA is the settling accuracy, given as a fraction of an LSB (for example, 0.25 to settle within 1/4 LSB) *t* is the required settling time in seconds R_{TOTAL} is the sum of the ADC0 MUX resistance and any external source resistance.

n is the ADC resolution in bits (10).

Figure 6.10. ADC0 Equivalent Input Circuits









MUX Select AIN0.x \swarrow $R_{MUX} = 5k$ $R_{C_{Input}} = R_{MUX} * C_{SAMPLE} = 10pF$



C8051F040/1/2/3





ww.DataSheet4U.com

© 2003 Cygnal Integrated Products, Inc. DS005-1.2MAY03

C8051F040/1/2/3



						- (
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
	AD0SC4	AD0SC3	AD0SC2	AD0SC1	AD0SC0	AMP0GN2	AMP0GN1	AMP0GN0	11111000
	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
								SFR Address:	0xBC
								SFR Page:	0
	Bits7-3: AD0SC4-0: ADC0 SAR Conversion Clock Period Bits								
J.cc		SAR Convers	ion clock is	derived from	n system cloc	k by the foll	owing equation	ion, where Al	D0SC refers
0.00		to the 5-bit va	lue held in A	D0SC4-0, a	nd CLK _{SAR0}	refers to the	desired AD	C0 SAR cloc	k. See
		Table 6.1 on p	bage 83 for S	AR clock se	tting require	ments.			
					0 1				
		AD0SC =	$\frac{SISCLR}{CLV}$	- 1					
			CLK _{SAR0}						
	-				~ . ~~				
	Bits2-0:	AMP0GN2-0		rnal Amplifi	er Gain (PG.	A)			
		000: Gain = 1							
		001: Gain = 2							
		010: Gain = 4							
		011: Gain = 8							
		10x: Gain = 1	6						
		11x: Gain = 0	.5						




Figure 6.13. ADC0CN: ADC0 Control Register

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Valu		
AD0EN	AD0TM	AD0INT	AD0BUSY	AD0CM1	AD0CM0	AD0WINT	AD0LJST	0000000		
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit Addressabl		
							SFR Address: SFR Page:			
Bit7:	AD0EN: AI	OC0 Enable	Bit.							
			C0 is in low-p							
-			0 is active an	d ready for d	lata conversio	ons.				
Bit6:AD0TM: ADC Track Mode Bit0: When the ADC is enabled, tracking is continuous unless a conversion is in process										
					us unless a co	onversion is in	process			
D:45.	-	•	AD0CM1-0 b		71					
Bit5:		AD0INT: ADC0 Conversion Complete Interrupt Flag.								
	This flag must be cleared by software. 0: ADC0 has not completed a data conversion since the last time this flag was cleared.									
		-	a data convei		ce the last thi	ic this hag wa	s cleared.			
Bit4:		-		51011.						
2.00	AD0BUSY: ADC0 Busy Bit. Read:									
	0: ADC0 Conversion is complete or a conversion is not currently in progress. AD0INT is set to									
	logic 1 on the falling edge of AD0BUSY.									
	1: ADC0 Conversion is in progress.									
	Write:									
	0: No Effect.									
			ersion if AD0							
Bit3-2:			t of Conversi	on Mode Se	lect.					
	If AD0TM =		•.•			1017				
			itiated on eve			JSY.				
			itiated on ove itiated on risi			STDO				
			itiated on ove			51KU.				
	If AD0TM =				lici 2.					
			the write of '	1' to AD0BI	ISY and lasts	s for 3 SAR cl	ocks followe	d by con-		
	version.	, 5441051411						<i>a</i> o j v o ii		
	01: Tracking started by the overflow of Timer 3 and last for 3 SAR clocks, followed by conversion.									
						version starts	•			
	edge.	-		-	-		-			
	11: Tracking	started by t	he overflow o	of Timer 2 ai	nd last for 3 S	SAR clocks, fo	llowed by co	nversion.		
Bit1:			low Compare	e Interrupt Fl	ag.					
	This bit mus									
						nce this flag w	as last cleare	d.		
		-	arison Data 1	natch has oc	curred.					
Bit0:			ustify Select.							
			OL registers							
	1: Data in A	DC0H:ADC	OL registers a	are left-justil	nea.					

Figure 6.14. ADC0H: ADC0 Data Word MSB Register R/W R/W R/W R/W R/W R/W R/W R/WReset Value 0000000 Bit5 Bit4 Bit3 Bit2 Bit1 Bit7 Bit6 Bit0 SFR Address: SFR Address: 0xBF SFR Page: 0 Bits7-0: ADC0 Data Word High-Order Bits. For AD0LJST = 0: Bits 7-2 are the sign extension of Bit 1. Bits 0 and 1 are the upper 2 bits of the 10bit ADC0 Data Word. For AD0LJST = 1: Bits 7-0 are the most-significant bits of the 10-bit ADC0 Data Word.

C8051F040/1/2/3

Figure 6.15. ADC0L: ADC0 Data Word LSB Register





C8051F040/1/2/3

Figure 6.16. ADC0 Data Word Example

10-bit ADC Data Word appears in the ADC Data Word Registers as follows: ADC0H[1:0]:ADC0L[7:0], if ADLJST = 0

(ADC0H[7:2] will be sign-extension of ADC0H.1 for a differential reading, otherwise = 000000b).

ADC0H[7:0]:ADC0L[7:6], if ADLJST = 1 (ADC0L[5:0] = 000000b).

www.DataSheet4U.com

Example: ADC Data Word Conversion Map, AIN0 Input in Single-Ended Mode (AMX0CF = 0x00, AMX0SL = 0x00)

AIN0-AGND (Volts)	ADC0H:ADC0L (ADLJST = 0)	ADC0H:ADC0L (ADLJST = 1)
VREF * (1023/1024)	0x03FF	0xFFC0
VREF / 2	0x0200	0x8000
VREF * (511/1024)	0x01FF	0x7FC0
0	0x0000	0x0000

Example: ADC Data Word Conversion Map, AIN0-AIN1 Differential Input Pair (AMX0CF = 0x01, AMX0SL = 0x00)

(11011001		
AIN0-AGND (Volts)	ADC0H:ADC0L (ADLJST = 0)	ADC0H:ADC0L (ADLJST = 1)
VREF * (511/512)	0x01FF	0x7FC0
VREF / 2	0x0100	0x4000
VREF * (1/512)	0x0001	0x0040
0	0x0000	0x0000
-VREF * (1/512)	0xFFFF (-1)	0xFFC0
-VREF / 2	0xFF00 (-256)	0xC000
-VREF	0xFE00 (-512)	0x8000

ADLJST = 0:

 $Code = Vin \times \frac{Gain}{VREF} \times 2^n$; 'n' = 10 for Single-Ended; 'n'=9 for Differential.

C8051F040/1/2/3




6.4. ADC0 Programmable Window Detector

The ADC0 Programmable Window Detector continuously compares the ADC0 output to user-programmed limits, and notifies the system when an out-of-bound condition is detected. This is especially effective in an interrupt-driven system, saving code space and CPU bandwidth while delivering faster system response times. The window detector interrupt flag (AD0WINT in ADC0CN) can also be used in polled mode. The high and low bytes of the reference words are loaded into the ADC0 Greater-Than and ADC0 Less-Than registers (ADC0GTH, ADC0GTL, ADC0LTH, and ADC0LTL). Reference comparisons are shown starting on page 79. Notice that the window detector flag can be asserted when the measured data is inside or outside the user-programmed limits, depending on the programming of the ADC0GTx and ADC0LTx registers.



Figure 6.17. ADC0GTH: ADC0 Greater-Than Data High Byte Register








Figure 6.19. ADC0LTH: ADC0 Less-Than Data High Byte Register




Figure 6.20. ADC0LTL: ADC0 Less-Than Data Low Byte Register






Figure 6.21. 10-Bit ADC0 Window Interrupt Example: Right Justified Single-Ended Data

	Input Voltage (AD0 - AGND)	ADC Data Word		Input Voltage (AD0 - AGND)	ADC Data Word	
	REF x (4095/4096)	0x0FFF	AD0WINT not affected	REF x (4095/4096)	0x0FFF	AD0WINT=1
		0x0201			0x0201	
	REF x (512/4096)	0x0200	ADC0LTH:ADC0LTL	REF x (512/4096)	0x0200	ADC0GTH:ADC0GTL
taSheet4U.	com	0x01FF	AD0WINT=1		0x01FF	AD0WINT not affected
	REF x (256/4096)	0x0101 0x0100	ADC0GTH:ADC0GTL	REF x (256/4096)	0x0101 0x0100	ADC0LTH:ADC0LTL
		0x00FF	AD0WINT not affected		0x00FF	AD0WINT=1
	0	0x0000		0	0x0000	
	Given: AMX0SL = 0x00, ADC0LTH:ADC0 ADC0GTH:ADC0 An ADC End of C Window Compare resulting ADC Da > 0x0100.	LTL = 0x020 GTL = 0x01 Conversion w Interrupt (A	00. ill cause an ADC DWINT=1) if the	ADC0LTH:ADC0 ADC0GTH:ADC0 An ADC End of C Window Compare	LTL = 0x010 GTL = 0x020 onversion wi Interrupt (AI)0. 11 cause an ADC



Figure 6.22. 10-Bit ADC0 Window Interrupt Example: Right Justified Differential Data

	Input Voltage (AD0 - AD1)	ADC Data Word	_	Input Voltage (AD0 - AD1)	ADC Data Word		
	REF x (2047/2048)	0x07FF	AD0WINT not affected	REF x (2047/2048)	0x07FF	AD0WINT=1	
		0x0101			0x0101		
	REF x (256/2048)	0x0100	ADC0LTH:ADC0LTL	REF x (256/2048)	0x0100	ADC0GTH:ADC0GTL	
ataSheet4U.	om	0x00FF 0x0000	AD0WINT=1		0x00FF 0x0000	AD0WINT not affected	
	REF x (-1/2048)	0xFFFF	ADC0GTH:ADC0GTL	REF x (-1/2048)	0xFFFF	ADC0LTH:ADC0LTL	
	DEE	0xFFFE 0xF800	AD0WINT not affected	DEE	0xFFFE 0xF800	> AD0WINT=1	
	-REF $0xF800$ Given:AMX0SL = $0x00$, AMX0CF = $0x01$, ADLJST = 0,ADC0LTH:ADC0LTL = $0x0100$,ADC0GTH:ADC0GTL = $0xFFFF$.An ADC End of Conversion will cause an ADCWindow Compare Interrupt (ADWINT=1) if theresulting ADC Data Word is < $0x0100$ and> $0xFFFF$. (In two's-complement math, $0xFFFF = -1.$)			$\frac{-REF}{0xF800}$ Given: AMX0SL = 0x00, AMX0CF = 0x01, ADLJS' ADC0LTH:ADC0LTL = 0xFFFF, ADC0GTH:ADC0GTL = 0x0100. An ADC End of Conversion will cause an AE Window Compare Interrupt (ADWINT=1) if resulting ADC Data Word is < 0xFFFF or > 0x0100. (In two's-complement math, 0xFFFF = -1.)			



Figure 6.23. 10-Bit ADC0 Window Interrupt Example: Left Justified Single-Ended Data

	Input Voltage (AD0 - AGND)	ADC Data Word		Input Voltage (AD0 - AGND)	ADC Data Word		
	REF x (4095/4096)	0xFFF0		REF x (4095/4096)	0xFFF0		
			AD0WINT not affected			AD0WINT=1	
		0x2010			0x2010		
	REF x (512/4096)	0x2000	ADC0LTH:ADC0LTL	REF x (512/4096)	0x2000	ADC0GTH:ADC0GTL	
heet4U.	com	0x1FF0 0x1010	AD0WINT=1		0x1FF0 0x1010	AD0WINT not affected	
	REF x (256/4096)	0x1000	ADC0GTH:ADC0GTL	REF x (256/4096)	0x1000	ADC0LTH:ADC0LTL	
	0	0x0FF0	AD0WINT not affected	0	0x0FF0 0x0000	AD0WINT=1	
	Given: AMX0SL = 0x00, AMX0CF = 0x00, ADLJST = 1, ADC0LTH:ADC0LTL = 0x8000, ADC0GTH:ADC0GTL = 0x4000. An ADC End of Conversion will cause an ADC Window Compare Interrupt (ADWINT=1) if the resulting ADC Data Word is < 0x8000 and > 0x4000.			Given: AMX0SL = 0x00, AMX0CF = 0x00, ADLJST = ADC0LTH:ADC0LTL = 0x4000, ADC0GTH:ADC0GTL = 0x8000. An ADC End of Conversion will cause an ADC Window Compare Interrupt (ADWINT=1) if the resulting ADC Data Word is < 0x4000 or > 0x80			





Figure 6.24. 10-Bit ADC0 Window Interrupt Example: Left Justified Differential Data

	Input Voltage (AD0 - AD1)	ADC Data Word		Input Voltage (AD0 - AD1)	ADC Data Word		
	REF x (2047/2048)	0x7FF0		REF x (2047/2048)	0x7FF0		
			AD0WINT not affected			AD0WINT=1	
		0x1010			0x1010	J	
	REF x (256/2048)	0x1000	ADC0LTH:ADC0LTL	REF x (256/2048)	0x1000	ADC0GTH:ADC0GTL	
DataSheet4U.	com	0x0FF0 0x0000	AD0WINT=1		0x0FF0 0x0000	AD0WINT not affected	
	REF x (-1/2048)	0xFFF0	ADC0GTH:ADC0GTL	REF x (-1/2048)	0xFFF0	ADC0LTH:ADC0LTL	
	DEE	0xFFE0 0x8000	AD0WINT not affected		0xFFE0	> AD0WINT=1	
	-REF 0×8000 Given:AMX0SL = 0×00 , AMX0CF = 0×01 , ADLJST = 1,ADC0LTH:ADC0LTL = 0×2000 ,ADC0GTH:ADC0GTL = $0 \times FFC0$.An ADC End of Conversion will cause an ADCWindow Compare Interrupt (ADWINT=1) if theresulting ADC Data Word is < 0×2000 and> $0 \times FFC0$. (Two's-complement math.)			REF0x8000 Given: AMX0SL = 0x00, AMX0CF = 0x01, ADLJST = ADC0LTH:ADC0LTL = 0xFFC0, ADC0GTH:ADC0GTL = 0x2000. An ADC End of Conversion will cause an ADC Window Compare Interrupt (ADWINT=1) if the resulting ADC Data Word is < 0xFFC0 or > 0x2000. (Two's-complement math.)			



Table 6.1. 10-Bit ADC0 Electrical Characteristics

PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
DC ACCURACY				I	
Resolution			10		bits
Integral Nonlinearity				±1	LSB
Differential Nonlinearity	Guaranteed Monotonic			±1	LSB
Offset Error			0.2±1		LSB
Full Scale Error	Differential mode		0.1±1		LSB
Offset Temperature Coefficient			±0.25		ppm/°C
DYNAMIC PERFORMANCE (1	0 kHz sine-wave input, 0 to 1 dE	B below Full S	cale, 100	ksps	
Signal-to-Noise Plus Distortion		59			dB
Total Harmonic Distortion	Up to the 5 th harmonic		-70		dB
Spurious-Free Dynamic Range			80		dB
CONVERSION RATE				I	
SAR Clock Frequency				2.5	MHz
Conversion Time in SAR Clocks		16			clocks
Track/Hold Acquisition Time		1.5			μs
Throughput Rate				100	ksps
ANALOG INPUTS	·				
Input Voltage Range	Single-ended operation	0		VREF	V
Common-mode Voltage Range	Differential operation	AGND		AV+	V
Input Capacitance			10		pF
TEMPERATURE SENSOR					
Nonlinearity	Notes 1, 2		±1		°C
Absolute Accuracy	Notes 1, 2		±3		°C
Gain	Notes 1, 2		2.86 ±0.034		mV/°C
Offset	Notes 1, 2 (Temp = 0° C)		0.776 ±0.009		V
POWER SPECIFICATIONS	1	1	1	I I	
Power Supply Current (AV+ sup- plied to ADC)	Operating Mode, 100 ksps		450	900	μΑ
Power Supply Rejection			±0.3		mV/V

Note 1: Represents one standard deviation from the mean.

Note 2: Includes ADC offset, gain, and linearity variations.

C8051F040/1/2/3



Table 6.2. High Voltage Difference Amplifier Electrical Characteristics


VDD = 3.0V, AV + = 3.0V, VREF = 3.0V, $-40^{\circ}C$ to $+85^{\circ}C$ unless otherwise specified

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
ANALOG INPUTS		1			
Differential range	peak-to-peak			60	V
Common Mode Range	(HVAIN+) - (HVAIN-) = 0 V	-60		+60	V
ANALOG OUTPUT					
Output Voltage Range		0.1		2.9	V
DC PERFORMANCE		•			
Common Mode Rejection Ratio	Vcm= -10 V to +10 V, Rs=0	70	72		dB
Offset Voltage			±3		mV
Noise	HVCAP floating		500		nV/rtHz
Nonlinearity	G = 1		72		dB
DYNAMIC PERFORMANCE					
Small Signal Bandwidth	G = 0.05		3		MHz
Small Signal Bandwidth	G = 1		150		kHz
Slew Rate			2		$V/\mu S$
Settling Time	0.01%, G = 0.05, 10 V step		10		μS
INPUT/OUTPUT IMPEDANC	E				
Differential (HVAIN+) input			105		kΩ
Differential (HVAIN-) input			98		kΩ
Common Mode input			51		kΩ
HVCAP			5		kΩ
POWER SPECIFICATION					
Quiescent Current			450	1000	μA



7. 8-BIT ADC (ADC2)

The ADC2 subsystem for the C8051F040/1/2/3 consists of an 8-channel, configurable analog multiplexer, a programmable gain amplifier, and a 500 ksps, 8-bit successive-approximation-register ADC with integrated track-and-hold (see block diagram in Figure 7.1). The AMUX2, PGA2, and Data Conversion Modes, are all configurable under software control via the Special Function Registers shown in Figure 7.1. The ADC2 subsystem (8-bit ADC, track-andhold and PGA) is enabled only when the AD2EN bit in the ADC2 Control register (ADC2CN) is set to logic 1. The ADC2 subsystem is in low power shutdown when this bit is logic 0. The voltage reference used by ADC2 is selected as described in Section "9. VOLTAGE REFERENCE (C8051F040/2)" on page 107 for C8051F040/F041 devices, or Section "10. VOLTAGE REFERENCE(C8051F041/3)" on page 109 for C8051F042/F043 devices.



7.1. **Analog Multiplexer and PGA**

Eight ADC2 channels are available for measurement, as selected by the AMX0SL register (see Figure 7.5). The PGA amplifies the ADC2 output signal by an amount determined by the states of the AMP0GN2-0 bits in the ADC2 Configuration register, ADC2CF (Figure 7.4). The PGA can be software-programmed for gains of 0.5, 1, 2, or 4. Gain defaults to 0.5 on reset.

Important Note: AIN2 pins also function as Port 1 I/O pins, and must be configured as analog inputs when used as ADC2 inputs. To configure an AIN2 pin for analog input, set to '0' the corresponding bit in register P1MDIN. Port 1 pins selected as analog inputs are skipped by the Digital I/O Crossbar. See Section "17.1.5. Configuring Port 1, 2, and 3 Pins as Analog Inputs" on page 193 for more information on configuring the AIN2 pins.

C8051F040/1/2/3



7.2. ADC2 Modes of Operation

ADC2 has a maximum conversion speed of 500 ksps. The ADC2 conversion clock (SAR2 clock) is a divided version of the system clock, determined by the AD2SC bits in the ADC2CF register (system clock divided by (AD2SC + 1) for $0 \le AD2SC \le 31$). The maximum ADC2 conversion clock is 7.5 MHz.

7.2.1. Starting a Conversion

A conversion can be initiated in one of five ways, depending on the programmed states of the ADC2 Start of Conversion Mode bits (AD2STM2-AD2STM0) in ADC2CN. Conversions may be initiated by:

- 1. Writing a '1' to the AD2BUSY bit of ADC2CN;
- 2. A Timer 3 overflow (i.e. timed continuous conversions);

3. A rising edge detected on the external ADC convert start signal, CNVSTR2 or CNVSTR0 (see important note below);

4. A Timer 2 overflow (i.e. timed continuous conversions);

5. Writing a '1' to the AD0BUSY of register ADC0CN (initiate conversion of ADC2 and ADC0 with a single software command).

An important note about external convert start (CNVSTR0 and CNVSTR2): If CNVSTR2 is enabled in the digital crossbar (Section "17.1. Ports 0 through 3 and the Priority Crossbar Decoder" on page 190), CNVSTR2 will be the external convert start signal for ADC2. However, if only CNVSTR0 is enabled in the digital crossbar and CNVSTR2 is not enabled, then CNVSTR0 may serve as the start of conversion for both ADC0 and ADC2. This permits synchronous sampling of both ADC0 and ADC2.

During conversion, the AD2BUSY bit is set to logic 1 and restored to 0 when conversion is complete. The falling edge of AD2BUSY triggers an interrupt (when enabled) and sets the interrupt flag in ADC2CN. Converted data is available in the ADC2 data word, ADC2.

When a conversion is initiated by writing a '1' to AD2BUSY, it is recommended to poll AD2INT to determine when the conversion is complete. The recommended procedure is:

Step 1. Write a '0' to AD2INT;Step 2. Write a '1' to AD2BUSY;Step 3. Poll AD2INT for '1';Step 4. Process ADC2 data.


7.2.2. Tracking Modes

The AD2TM bit in register ADC2CN controls the ADC2 track-and-hold mode. In its default state, the ADC2 input is continuously tracked, except when a conversion is in progress. When the AD2TM bit is logic 1, ADC2 operates in low-power tracking mode. In this mode, each conversion is preceded by a tracking period of 3 SAR clocks (after the start-of-conversion signal). When the CNVSTR2 (or CNVSTR0, See Section 7.2.1 above) signal is used to initiate conversions in low-power tracking mode, ADC2 tracks only when CNVSTR2 is low; conversion begins on the rising edge of CNVSTR2 (see Figure 7.2). Tracking can also be disabled (shutdown) when the entire chip is in low power standby or sleep modes. Low-power Track-and-Hold mode is also useful when AMUX or PGA settings are frequently changed, due to the settling time requirements described in **Section "7.2.3. Settling Time Requirements"** on page 88.



C8051F040/1/2/3


Figure 7.2. ADC2 Track and Conversion Example Timing



A. ADC Timing for External Trigger Source

w.DataSheet4U.com





C8051F040/1/2/3



7.2.3. **Settling Time Requirements**

When the ADC2 input configuration is changed (i.e., a different MUX or PGA selection), a minimum tracking time is required before an accurate conversion can be performed. This tracking time is determined by the ADC2 MUX resistance, the ADC2 sampling capacitance, any external source resistance, and the accuracy required for the conversion. Figure 7.3 shows the equivalent ADC2 input circuit. The required ADC2 settling time for a given settling accuracy (SA) may be approximated by Equation 7.1. Note: An absolute minimum settling time of 0.8 µs required after any MUX selection. Note that in low-power tracking mode, three SAR2 clocks are used for tracking at the start of every conversion. For most applications, these three SAR2 clocks will meet the tracking requirements.

Equation 7.1. ADC2 Settling Time Requirements

 $t = \ln\left(\frac{2^n}{SA}\right) \times R_{TOTAL} C_{SAMPLE}$

Where:

SA is the settling accuracy, given as a fraction of an LSB (for example, 0.25 to settle within 1/4 LSB) *t* is the required settling time in seconds

 R_{TOTAL} is the sum of the ADC2 MUX resistance and any external source resistance.

n is the ADC resolution in bits (8).

Figure 7.3. ADC2 Equivalent Input Circuit






Figure 7.4. AMX2CF: AMUX2 Configuration Register

R	R	R	R	R/W	R/W	R/W	R/W	Reset Value
-	-	-	-	PIN67IC	PIN45IC	PIN23IC	PIN01IC	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	-
							SFR Address: SFR Page:	
Bits7-4:	UNUSED. Re	ad = 0000b;	Write = don	't care				
Bit3:	PIN67IC: P1.	6, P1.7 Input	Pair Config	uration Bit				
	0: P1.6 and P1	1.7 are indep	endent singl	e-ended inpu	its			
	1: P1.6, P1.7 a	are (respectiv	vely) +, - dif	ferential inpu	ıt pair			
Bit2:	PIN45IC: P1.4	· 1						
	0: P1.4 and P1	-	U	1				
	1: P1.4, P1.5 a	· •	• /	-	ıt pair			
Bit1:	PIN23IC: P1.	· 1						
	0: P1.2 and P1	-	U	1				
	1: P1.2, P1.3 a	· •	• /	-	ıt pair			
Bit0:	PIN01IC: P1.	· 1						
	0: P1.0 and P1	-	U	1				
	1: P1.0, P1.1 a	are (respectiv	vely) +, - dif	ferential inpu	it pair			
NOTE:	The ADC2 Da	ata Word is i	n 2's comple	ement format	for channels	s configured	as differentia	al.

C8051F040/1/2/3



Figure 7.5. AMX2SL: AMUX2 Channel Select Register

	R	R	R	R	R	I	R/W	R/W	R/W	Reset Valu
	-	-	-	-	-	AM2	X2AD2 AN	IX2AD1	AMX2AD0	0000000
	Bit7	Bit6	Bit5	Bit4	Bit	3 1	Bit2	Bit1	Bit0 SFR Address: (SFR Page: 2	
Bits Bits	2-0: A	MX2AD2-	0: AMX2 A	00b; Write = Address Bits selected per	5					
					AMX2	AD2-0				
		000	001	010	011	100	101	110	111	
	0000	P1.0	P1.1	P1.2	P1.3	P1.4	P1.5	P1.6	P1.7	
	0001	+(P1.0) -(P1.1)	-(P1.0) +(P1.1)	P1.2	P1.3	P1.4	P1.5	P1.6	P1.7	
	0010	P1.0	P1.1	+(P1.2) -(P1.3)	-(P1.2) +(P1.3)	P1.4	P1.5	P1.6	P1.7	
	0011	+(P1.0) -(P1.1)	-(P1.0) +(P1.1)	+(P1.2) -(P1.3)	-(P1.2) +(P1.3)	P1.4	P1.5	P1.6	P1.7	
	0100	P1.0	P1.1	P1.2	P1.3	+(P1.4) -(P1.5)	-(P1.4) +(P1.5)	P1.6	P1.7	
	0101	+(P1.0) -(P1.1)	-(P1.0) +(P1.1)	P1.2	P1.3	+(P1.4) -(P1.5)	-(P1.4) +(P1.5)	P1.6	P1.7	
0-	0110	P1.0	P1.1	+(P1.2) -(P1.3)	-(P1.2) +(P1.3)	+(P1.4) -(P1.5)	-(P1.4) +(P1.5)	P1.6	P1.7	
Bits 3	0111	+(P1.0) -(P1.1)	-(P1.0) +(P1.1)	+(P1.2) -(P1.3)	-(P1.2) +(P1.3)	+(P1.4) -(P1.5)	-(P1.4) +(P1.5)	P1.6	P1.7	
AMX2CF Bits 3-0	1000	P1.0	P1.1	P1.2	P1.3	P1.4	P1.5	+(P1.6) -(P1.7)	-(P1.6) +(P1.7)	
AMX	1001	+(P1.0) -(P1.1)	-(P1.0) +(P1.1)	P1.2	P1.3	P1.4	P1.5	+(P1.6) -(P1.7)	-(P1.6) +(P1.7)	
	1010	P1.0	P1.1	+(P1.2) -(P1.3)	-(P1.2) +(P1.3)	P1.4	P1.5	+(P1.6) -(P1.7)	-(P1.6) +(P1.7)	
	1011	+(P1.0) -(P1.1)	-(P1.0) +(P1.1)	+(P1.2) -(P1.3)	-(P1.2) +(P1.3)	P1.4	P1.5	+(P1.6) -(P1.7)	-(P1.6) +(P1.7)	
	1100	P1.0	P1.1	P1.2	P1.3	+(P1.4) -(P1.5)	-(P1.4) +(P1.5)	+(P1.6) -(P1.7)	-(P1.6) +(P1.7)	
	1101	+(P1.0) -(P1.1)	-(P1.0) +(P1.1)	P1.2	P1.3	+(P1.4) -(P1.5)	-(P1.4) +(P1.5)	+(P1.6) -(P1.7)	-(P1.6) +(P1.7)	
	1110	P1.0	P1.1	+(P1.2) -(P1.3)	-(P1.2) +(P1.3)	+(P1.4) -(P1.5)	-(P1.4) +(P1.5)	+(P1.6) -(P1.7)	-(P1.6) +(P1.7)	
	1111	+(P1.0) -(P1.1)	-(P1.0) +(P1.1)	+(P1.2) -(P1.3)	-(P1.2) +(P1.3)	+(P1.4) -(P1.5)	-(P1.4) +(P1.5)	+(P1.6) -(P1.7)	-(P1.6) +(P1.7)	



Figure 7.6. ADC2CF: ADC2 Configuration Register

	AD2SC3 Bit6 AD2SC4-0: A	AD2SC2 Bit5 DC2 SAR C				Bit1	AMP2GN0 Bit0 SFR Address: SFR Page: 2	2
7-3: A	AD2SC4-0: A	DC2 SAR C	onversion C	lock Period I	Bits		SFR Address: SFR Page: 2	2
						owing equati	SFR Page: 2	2
						owing equati	C	
						owing equati	on where AI	DISC refere
te	to the 5-bit val $AD2SC =$	lue held in A	D2SC4-0. S	•	•			
: U	UNUSED. Re	ad = 0b. Wri	te = don't ca	are.				
1.0.	AMP2GN1-0:	ADC2 Inter	nal Amplifie	er Gain (PGA	A)			
1-0: A	00: Gain = 0.5	i	•		·			
0	01: Gain = 1							
0	01: Gain = 1 10: Gain = 2							
ŀ			00: Gain = 0.5 01: Gain = 1		01: Gain = 1	01: Gain = 1	01: Gain = 1	01: Gain = 1

C8051F040/1/2/3



Figure 7.7. ADC2CN: ADC2 Control Register

Γ									
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
	AD2EN	AD2TM	AD2INT	AD2BUSY	AD2CM2	AD2CM1	AD2CM0	AD2WINT	00000000
	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
								SFR Address SFR Page	
								STICTUSE	. 2
	Bit7:	AD2EN: AI	OC2 Enable	Bit.					
		0: ADC2 Di	sabled. ADC	C2 is in low-p	ower shutdo	own.			
				2 is active an			ons.		
J.¢	Bit6:	AD2TM: Al							
		0: Normal T	rack Mode:	When ADC2	is enabled,	tracking is co	ntinuous unle	ss a conversi	on is in pro-
		cess.							
	D			de: Tracking			bits (see belo	w).	
	Bit5:			rsion Comple	-	Flag.			
				d by software eted a data co		as the last tim	a this flag w	alaarad	
				a data convei		ce the last thi	le uns nag wa	as cleared.	
	Bit4:	AD2BUSY:	-		51011.				
	Ditti	Read:	TID C2 Duby	Ditt					
			nversion is	complete or a	conversion	is not current	ly in progress	s. AD2INT is	set to logic
		1 on the fall	ing edge of A	AD2BUSY.					-
		1: ADC2 Co	onversion is	in progress.					
		Write:							
		0: No Effect			~ ~ ~ ~ ~				
	D'(2.1			ersion if AD2					
	Bits3-1:	AD2CM2-0 AD2TM = 0		t of Conversi	on Mode Se	lect.			
				nitiated on ev	very write of	(1) to AD2B	USV		
				nitiated on ev	•		001.		
				nitiated on ris			VSTR2 or CN	VSTR0.	
				nitiated on ov					
				nitiated on w	rite of '1' to	AD0BUSY (synchronized	l with ADC0	software-
		commanded		s).					
		AD2TM = 1				GN Z	2 CAD2 1.1	C. 11 1.1.	
		sion.	ig initiated c	on write of '1'	to AD2BU	SY and lasts.	5 SAK2 CIOCK	is, ionowed b	by conver-
			no initiated c	on overflow o	f Timer 3 an	d lasts 3 SAR	2 clocks foll	lowed by con	version
				when CNVST					
			•	CNVSTR2 ed			,	r	,
			-	on overflow of	-	d lasts 3 SAR	2 clocks, foll	lowed by con	version.
		1xx: Trackin	ng initiated c	on write of '1'	to AD0BU	SY and lasts :	3 SAR2 clock	s, followed b	y conver-
		sion.							
	Bit0:			dow Compare					
			-	arison data m			-		
	An impor		-	arison data m			-		
	<u>An impor</u>			convert star "17.1. Ports					
				vill be the ext					
		· · ·		the digital cr		-			•
				version for bo					5



C8051F040/1/2/3

Figure 7.8. ADC2: ADC2 Data Word Register




Figure 7.9. ADC2 Data Word Example

AIN1.0-AGND (Volts)	ADC2	
VREF * (255/256)	0xFF	
VREF / 2	0x80	
VREF * (127/256)	0x7F	
0	0x00	

C8051F040/1/2/3



7.3. ADC2 Programmable Window Detector

The ADC2 Programmable Window Detector continuously compares the ADC2 output to user-programmed limits, and notifies the system when an out-of-bound condition is detected. This is especially effective in an interrupt-driven system, saving code space and CPU bandwidth while delivering faster system response times. The window detector interrupt flag (AD2WINT in ADC2CN) can also be used in polled mode. The reference words are loaded into the ADC2 Greater-Than and ADC2 Less-Than registers (ADC2GT and ADC2LT). Notice that the window detector flag can be asserted when the measured data is inside or outside the user-programmed limits, depending on the programming of the ADC2GT and ADC2LT registers.





Figure 7.10. ADC2GT: ADC2 Greater-Than Data Register

Figure 7.11. ADC2LT: ADC2 Less-Than Data Register





7.3.1. Window Detector In Single-Ended Mode

Figure 7.12 shows two example window comparisons for Single-ended mode, with ADC2LT = 0x20 and ADC2GT = 0x10. Notice that in Single-ended mode, the codes vary from 0 to VREF*(255/256) and are represented as 8-bit unsigned integers. In the left example, an AD2WINT interrupt will be generated if the ADC2 conversion word (ADC2) is within the range defined by ADC2GT and ADC2LT (if 0x10 < ADC2 < 0x20). In the right example, and AD2WINT interrupt will be generated if ADC2 more and AD2WINT interrupt will be generated if ADC2 is outside of the range defined by ADC2GT and ADC2LT (if ADC2 < 0x20).



C8051F040/1/2/3





```
C8051F040/1/2/3
```



7.3.2. Window Detector In Differential Mode

Figure 7.13 shows two example window comparisons for differential mode, with ADC2LT = 0x10 (+16d) and ADC2GT = 0xFF (-1d). Notice that in Differential mode, the codes vary from -VREF to VREF*(127/128) and are represented as 8-bit 2's complement signed integers. In the left example, an AD2WINT interrupt will be generated if the ADC2 conversion word (ADC2L) is within the range defined by ADC2GT and ADC2LT (if 0xFF (-1d) < ADC2 < 0x0F (16d)). In the right example, an AD2WINT interrupt will be generated if ADC2 is outside of the range defined by ADC2GT and ADC2LT (if ADC2 < 0xFF (-1d) or ADC2 > 0x10 (+16d)).




Figure 7.13. ADC Window Compare Examples, Differential Mode



Table 7.1. ADC2 Electrical Characteristics

PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
DC ACCURACY					
Resolution			8		bits
Integral Nonlinearity				±1	LSB
Differential Nonlinearity	Guaranteed Monotonic			±1	LSB
Offset Error			0.5±0.3		LSB
Full Scale Error	Differential mode		-1±0.2		LSB
Offset Temperature Coefficient			TBD		ppm/°C
DYNAMIC PERFORMANCE (10) kHz sine-wave input, 0 to 1 dB	below Full	Scale, 50	0 ksps	
Signal-to-Noise Plus Distortion		45	47		dB
Total Harmonic Distortion	Up to the 5 th harmonic		-51		dB
Spurious-Free Dynamic Range			52		dB
CONVERSION RATE					
SAR Conversion Clock Frequency				6	MHz
Conversion Time in SAR Clocks		8			clocks
Track/Hold Acquisition Time		300			ns
Throughput Rate				500	ksps
ANALOG INPUTS					
Input Voltage Range	Single-ended	0		VREF	V
Common Mode Range		0		AV+	V
Input Capacitance			10		pF
POWER SPECIFICATIONS	-	1			
Power Supply Current (AV+ sup- plied to ADC2)	Operating Mode, 500 ksps		420	900	μA
Power Supply Rejection			±0.3		mV/V





Notes

www.DataSheet4U.com

DS005-1.2MAY03 © 2003 Cygnal Integrated Products, Inc. www.DataSheet4U.com



8. DACS, 12-BIT VOLTAGE MODE

Each C8051F04x device includes two on-chip 12-bit voltage-mode Digital-to-Analog Converters (DACs). Each DAC has an output swing of 0 V to (VREF-1LSB) for a corresponding input code range of 0x000 to 0xFFF. The DACs may be enabled/disabled via their corresponding control registers, DAC0CN and DAC1CN. While disabled, the DAC output is maintained in a high-impedance state, and the DAC supply current falls to 1 µA or less. The voltage reference for each DAC is supplied at the VREFD pin (C8051F040/F042 devices) or the VREF pin (C8051F041/F043 devices). Note that the VREF pin on C8051F041/F043 devices may be driven by the internal voltage reference or an external source. If the internal voltage reference is used it must be enabled in order for the DAC outputs to be valid. See Section "9. VOLTAGE REFERENCE (C8051F040/2)" on page 107 or Section "10. VOLTAGE REFERENCE (C8051F041/3)" on page 109 for more information on configuring the voltage reference for the DACs.

8.1. DAC Output Scheduling

Each DAC features a flexible output update mechanism which allows for seamless full-scale changes and supports jitter-free updates for waveform generation. The following examples are written in terms of DAC0, but DAC1 operation is identical.

8.1.1. Update Output On-Demand

In its default mode (DAC0CN.[4:3] = '00') the DAC0 output is updated "on-demand" on a write to the high-byte of the DAC0 data register (DAC0H). It is important to note that writes to DAC0L are held, and have no effect on the DAC0 output until a write to DAC0H takes place. If writing a full 12-bit word to the DAC data registers, the 12-bit data word is written to the low byte (DAC0L) and high byte (DAC0H) data registers. Data is latched into DAC0 after a write to the corresponding DAC0H register, so the write sequence should be DAC0L followed by DAC0H if the




Figure 8.1. DAC Functional Block Diagram

C8051F040/1/2/3



full 12-bit resolution is required. The DAC can be used in 8-bit mode by initializing DAC0L to the desired value (typically 0x00), and writing data to only DAC0H (also see Section 8.2 for information on formatting the 12-bit DAC data word within the 16-bit SFR space).

8.1.2. Update Output Based on Timer Overflow

Similar to the ADC operation, in which an ADC conversion can be initiated by a timer overflow independently of the processor, the DAC outputs can use a Timer overflow to schedule an output update event. This feature is useful in systems where the DAC is used to generate a waveform of a defined sampling rate by eliminating the effects of variable interrupt latency and instruction execution on the timing of the DAC output. When the DAC0MD bits (DAC0CN.[4:3]) are set to '01', '10', or '11', writes to both DAC data registers (DAC0L and DAC0H) are held until an associated Timer overflow event (Timer 3, Timer 4, or Timer 2, respectively) occurs, at which time the DAC0H:DAC0L contents are copied to the DAC input latches allowing the DAC output to change to the new value.


8.2. DAC Output Scaling/Justification

In some instances, input data should be shifted prior to a DAC0 write operation to properly justify data within the DAC input registers. This action would typically require one or more load and shift operations, adding software overhead and slowing DAC throughput. To alleviate this problem, the data-formatting feature provides a means for the user to program the orientation of the DAC0 data word within data registers DAC0H and DAC0L. The three DAC0DF bits (DAC0CN.[2:0]) allow the user to specify one of five data word orientations as shown in the DAC0CN register definition.

DAC1 is functionally the same as DAC0 described above. The electrical specifications for both DAC0 and DAC1 are given in Table 8.1.



Figure 8.2. DAC0H: DAC0 High Byte Register






Figure 8.3. DAC0L: DAC0 Low Byte Register

C8051F040/1/2/3



Figure 8.4. DAC0CN: DAC0 Control Register

	R	R	R/W	R/W	R/W	R/W	R/W	Reset Value
DAC0E	N -	-		DAC0MD0		DAC0DF1	DAC0DF0	0000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
							SFR Address: SFR Page:	
							C C	
Bit7:	DAC0EN: I							
			C0 Output pin				utdown mod	e.
m			0 Output pin i		C0 is operati	onal.		
Bits6-5:		· · · ·	Write = don't	care.				
Bits4-3:	DAC0MD1-				Ŧ			
			occur on a wi					
			occur on Tim					
			occur on Tim					
D:4-2.0			occur on Tim					
Bits2-0:	DAC0DF2-0	u: DACU Da	ta Format Bits	8:				
	000: The	e most signi	ficant nibble o	f the DACO I	Data Word is	in DACOU	3.01 while t	he least
			is in DAC0L		Jata WOLU IS		J.0J, while t	ne redst
	515.	DAC0H				DACO	L	
		MSB						LSF
		-	ficant 5-bits of ts are in DAC		ata Word is	in DAC0H[4:0], while th	ne least
		DAC0H				DAC0	L	
		DAC0H ASB				DACO		LSB
	Ν	ASB						
	010: The	ASB	ficant 6-bits of		ata Word is			
	010: The	ASB e most signit nificant 6-bi	ficant 6-bits of ts are in DAC		ata Word is	in DAC0H[5:0], while th	
	010: The sig	ASB			ata Word is		5:0], while th	
	010: The	ASB e most signit nificant 6-bi			ata Word is	in DAC0H[5:0], while th	
	010: The sig	ASB e most signit nificant 6-bi DAC0H	ts are in DAC	0L[7:2].		in DAC0H[DAC0	5:0], while th L LSB	ne least
	010: The signed of the signed	ASB e most signit nificant 6-bi DAC0H e most signit	ts are in DAC	0L[7:2].		in DAC0H[DAC0	5:0], while th L LSB	ne least
	010: The signed of the signed	ASB e most signit nificant 6-bi DAC0H e most signit	ts are in DAC	0L[7:2].		in DAC0H[DAC0	5:0], while th L LSB 6:0], while th	ne least
	010: The signed of the signed	ASB e most signin nificant 6-bi DAC0H e most signin nificant 5-bi	ts are in DAC	0L[7:2].		in DAC0H[DAC0 in DAC0H[DAC0	5:0], while th L LSB 6:0], while th	ne least
	010: The sig MSB 011: The sig	ASB e most signin nificant 6-bi DAC0H e most signin nificant 5-bi	ts are in DAC	0L[7:2].		in DAC0H[DAC0 in DAC0H[DAC0	5:0], while th L LSB 6:0], while th	ne least
	010: The sig	ASB e most signit nificant 6-bi DAC0H e most signit nificant 5-bi DAC0H	ts are in DAC	0L[7:2].	ata Word is	in DAC0H[DAC0 in DAC0H[DAC0	5:0], while th L LSB 6:0], while th L SB	ne least
	010: The sig MSB 011: The sig	ASB e most significant 6-bi DAC0H e most significant 5-bi DAC0H e most significant 5-bi	ts are in DAC	0L[7:2]. f the DAC0 D 0L[7:3]. f the DAC0 D	ata Word is	in DAC0H[DAC0 in DAC0H[DAC0	5:0], while th L LSB 6:0], while th L SB	ne least
	010: The sig MSB 011: The sig	ASB e most significant 6-bi DAC0H e most significant 5-bi DAC0H e most significant 5-bi	ts are in DAC	0L[7:2]. f the DAC0 D 0L[7:3]. f the DAC0 D	ata Word is	in DAC0H[DAC0 in DAC0H[DAC0	5:0], while th L LSB 6:0], while th L SB 7:0], while th	ne least



C8051F040/1/2/3

Figure 8.5. DAC1H: DAC1 High Byte Register





Figure 8.6. DAC1L: DAC1 Low Byte Register



C8051F040/1/2/3



Figure 8.7. DAC1CN: DAC1 Control Register

	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
DAC1E	N -	-		1 DAC1MD0	DAC1DF2	DAC1DF1	DAC1DF0	0000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
							SFR Address: SFR Page:	
							Si Ki age.	
Bit7:	DAC1EN: D	AC1 Enabl	le Bit.					
				n is disabled; I			utdown mod	e.
n				is active; DA	C1 is operati	onal.		
Bits6-5:			Write = don't	t care.				
Bits4-3:	DAC1MD1-			LA DACI	гт			
				vrite to DAC1				
				ner 3 overflov ner 4 overflov				
				ner 4 overflow ner 2 overflow				
Bits2-0:			a Format Bits:		v.			
D1132-0.	DITCIDI 2.		. i omai Dits.					
	000: The	e most signi	ificant nibble	of the DAC1 I	Data Word is	in DAC1H	[3:0], while the	he least
			e is in DAC1I					
		DAC1H				DAC1	L	
		MSB						LSE
	001: The	e most signi	ificant 5-bits c	f the DAC1 I	Jota Word is	In DACILL	4.01	1 /
					Jala Woru IS	III DACIH[+:0], while th	le least
	sign	nificant 7-b	its are in DAC			_	-	ie least
	sig	nificant 7-b DAC1H				DACIH[2	L	
	sig	nificant 7-b				_	L	LSB
	sign M	nificant 7-b DAC1H ISB	its are in DAC	C1L[7:1].		DAC1	L	LSB
	5igr M 010: The	DAC1H	its are in DAC	D1L[7:1].		DAC1	L	LSB
	010: The sign	DAC1H	its are in DAC	D1L[7:1].		DAC1	L 5:0], while th	LSB
	010: The sign	nificant 7-b: DAC1H ISB e most signi nificant 6-b:	its are in DAC	D1L[7:1].		DAC1	L 5:0], while th	LSB
	010: The sign	nificant 7-b: DAC1H ISB e most signi nificant 6-b:	its are in DAC	D1L[7:1].		DAC1	L 5:0], while th	LSB
	010: The sign	nificant 7-b DAC1H ISB e most signi nificant 6-b DAC1H	its are in DAC	D1L[7:1].	Data Word is	DAC1	L 5:0], while th L LSB	LSB ne least
	010: The sign	nificant 7-b: DAC1H ISB e most signi nificant 6-b: DAC1H e most signi nificant 5-b:	its are in DAC	D1L[7:1]. Df the DAC1 E D1L[7:2]. Df the DAC1 E	Data Word is	DAC1 in DAC1H[: DAC1] in DAC1H[(L 5:0], while th L LSB 6:0], while th	LSB ne least
	010: The sign	nificant 7-b DAC1H ISB e most signi nificant 6-b DAC1H e most signi	its are in DAC	D1L[7:1]. Df the DAC1 E D1L[7:2]. Df the DAC1 E	Data Word is	DAC1	L 5:0], while th L LSB 6:0], while th	LSB ne least
	010: The sign	nificant 7-b: DAC1H ISB e most signi nificant 6-b: DAC1H e most signi nificant 5-b:	its are in DAC	D1L[7:1]. Df the DAC1 E D1L[7:2]. Df the DAC1 E	Data Word is	DAC1 in DAC1H[: DAC11 in DAC1H[(DAC11	L 5:0], while th L LSB 6:0], while th	LSB ne least
	Sign 010: The sign MSB 011: The sign	nificant 7-b DAC1H ISB e most signi nificant 6-b DAC1H e most signi nificant 5-b DAC1H	its are in DAC	D1L[7:1]. Df the DAC1 E D1L[7:2]. D1L[7:2]. D1L[7:3].	Data Word is	DAC1 in DAC1H[: DAC1 in DAC1H[(DAC1]	L 5:0], while th L LSB 6:0], while th L SB	LSB ne least ne least
	Sign 010: The sign 011: The sign 011: The sign 1SB	nificant 7-b DAC1H ISB e most signi nificant 6-b DAC1H e most signi nificant 5-b DAC1H e most signi	its are in DAC	C1L[7:1]. of the DAC1 E C1L[7:2]. of the DAC1 E C1L[7:3]. of the DAC1 E	Data Word is	DAC1 in DAC1H[: DAC1 in DAC1H[(DAC1]	L 5:0], while th L LSB 6:0], while th L SB	LSB ne least ne least
	Sign 010: The sign 011: The sign 011: The sign 1SB 1xx: The sign	nificant 7-b DAC1H ISB e most signi nificant 6-b DAC1H e most signi nificant 5-b DAC1H e most signi nificant 4-b	its are in DAC	C1L[7:1]. of the DAC1 E C1L[7:2]. of the DAC1 E C1L[7:3]. of the DAC1 E	Data Word is	DAC1 in DAC1H[: DAC11 in DAC1H[(DAC11] in DAC1H[(in DAC1H['	L 5:0], while th L 6:0], while th L SB 7:0], while th	LSB ne least ne least
MSB	Sign 010: The sign 011: The sign 011: The sign 1SB 1xx: The sign	nificant 7-b DAC1H ISB e most signi nificant 6-b DAC1H e most signi nificant 5-b DAC1H e most signi	its are in DAC	C1L[7:1]. of the DAC1 E C1L[7:2]. of the DAC1 E C1L[7:3]. of the DAC1 E	Data Word is	DAC1 in DAC1H[: DAC1 in DAC1H[(DAC1]	L 5:0], while th L 6:0], while th L SB 7:0], while th	LSB ne least ne least



Table 8.1. DAC Electrical Characteristics

VDD = 3.0 V, $AV + = 3.0 V$, $VREF = 2.40 V$ ($REFBE = 0$), No Output Load unless otherwise specified
--

PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
STATIC PERFORMANCE	1		L	I I	
Resolution			12		bits
Integral Nonlinearity			±2		LSB
Differential Nonlinearity				±1	LSB
Output Noise	No Output Filter 100 kHz Output Filter 10 kHz Output Filter		250 128 41		μVrms
Offset Error	Data Word = 0x014		±3	±30	mV
Offset Tempco			6		ppm/°C
Gain Error			±20	±60	mV
Gain-Error Tempco			10		ppm/°C
VDD Power Supply Rejection Ratio			-60		dB
Output Impedance in Shutdown Mode	DACnEN = 0		100		kΩ
Output Sink Current			300		μA
Output Short-Circuit Current	Data Word = $0xFFF$		15		mA
DYNAMIC PERFORMANCE					
Voltage Output Slew Rate	Load = 40 pF		0.44		V/µs
Output Settling Time to 1/2 LSB	Load = 40pF, Output swing from code 0xFFF to 0x014		10		μs
Output Voltage Swing		0		VREF- 1LSB	V
Startup Time			10		μs
ANALOG OUTPUTS				· •	
Load Regulation	$I_L = 0.01$ mA to 0.3mA at code 0xFFF		60		ppm
POWER CONSUMPTION (eac	h DAC)			ı 1	
Power Supply Current (AV+ sup- plied to DAC)	Data Word = 0x7FF		110	400	μA





Notes

www.DataSheet4U.com

DS005-1.2MAY03 © 2003 Cygnal Integrated Products, Inc. www.DataSheet4U.com




9. VOLTAGE REFERENCE (C8051F040/2)

The voltage reference circuit offers full flexibility in operating the ADC and DAC modules. Three voltage reference input pins allow each ADC and the two DACs to reference an external voltage reference or the on-chip voltage reference output. ADC0 may also reference the DAC0 output internally, and ADC2 may reference the analog power supply voltage, via the VREF multiplexers shown in Figure 9.1.

The internal voltage reference circuit consists of a 1.2 V, temperature stable bandgap voltage reference generator and a gain-of-two output buffer amplifier. The internal reference may be routed via the VREF pin to external system components or to the voltage reference input pins shown in Figure 9.1. Bypass capacitors of 0.1 μ F and 4.7 μ F are recommended from the VREF pin to AGND, as shown in Figure 9.1. See Table 9.1 for voltage reference specifications.

The Reference Control Register, REF0CN (defined in Figure 9.2) enables/disables the internal reference generator and selects the reference inputs for ADC0 and ADC2. The BIASE bit in REF0CN enables the on-board reference generator while the REFBE bit enables the gain-of-two buffer amplifier which drives the VREF pin. When disabled, the supply current drawn by the bandgap and buffer amplifier falls to less than 1 μ A (typical) and the output of the buffer amplifier enters a high impedance state. If the internal bandgap is used as the reference voltage generator, BIASE and REFBE must both be set to logic 1. If the internal reference is not used, REFBE may be set to logic 0. Note that the BIASE bit must be set to logic 1 if either DAC or ADC is used, regardless of the voltage reference used. If neither the ADC nor the DAC are being used, both of these bits can be set to logic 0 to conserve power. Bits AD0VRS and AD2VRS select the ADC0 and ADC2 voltage reference sources, respectively. The electrical specifications for the Voltage Reference are given in Table 9.1.





C8051F040/1/2/3



The temperature sensor connects to the highest order input of the ADC0 input multiplexer (see Section "5.1. Analog Multiplexer and PGA" on page 41 for C8051F040 devices, or Section "5.1. Analog Multiplexer and PGA" on page 41 for C8051F040 devices). The TEMPE bit within REF0CN enables and disables the temperature sensor. While disabled, the temperature sensor defaults to a high impedance state and any A/D measurements performed on the sensor while disabled result in meaningless data.

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
-	-	-	AD0VRS	AD2VRS	TEMPE	BIASE	REFBE	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
							SFR Address: SFR Page:	
Bits7-5: UNUSED. Read = 000b; Write = don't care.								
Bit4:	AD0VRS: AI	OC0 Voltage	Reference S	elect				
	0: ADC0 volt	age referend	e from VRE	F0 pin.				
	1: ADC0 volt	age referenc	e from DAC	0 output.				
Bit3:	AD2VRS: AI	DC2 Voltage	Reference S	elect				
	0: ADC2 volt	age referend	e from VRE	F2 pin.				
	1: ADC2 volt	age referenc	e from AV+.					
Bit2:	TEMPE: Tem	perature Se	nsor Enable H	Bit.				
	0: Internal Ter							
	1: Internal Ter	mperature S	ensor On.					
Bit1:	BIASE: ADC	/DAC Bias	Generator En	able Bit. (Mu	ust be '1' if u	using ADC o	or DAC).	
	0: Internal Bia							
	1: Internal Bia		0					
Bit0:	REFBE: Inter			able Bit.				
	0: Internal Re							
	1: Internal Re	ference Buf	fer On. Interr	nal voltage re	ference is dr	iven on the V	VREF pin.	

Figure 9.2. REF0CN: Reference Control Register

Table 9.1. Voltage Reference Electrical Characteristics

 $VDD = 3.0 \text{ V}, \text{ AV} + = 3.0 \text{ V}, -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C} \text{ unless otherwise specified}$

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
INTERNAL REFERENCE (RE	$\mathbf{FBE} = 1)$				
Output Voltage	25°C ambient	2.36	2.43	2.48	V
VREF Short-Circuit Current				30	mA
VREF Temperature Coefficient			15		ppm/°C
Load Regulation	Load = 0 to 200 μ A to AGND		0.5		ppm/µA
VREF Turn-on Time 1	4.7µF tantalum, 0.1µF ceramic bypass		2		ms
VREF Turn-on Time 2	0.1µF ceramic bypass		20		μs
VREF Turn-on Time 3	no bypass cap		10		μs
EXTERNAL REFERENCE (R	$\mathbf{EFBE} = 0$		•		
Input Voltage Range		1.00		(AV+) - 0.3	V
Input Current			0	1	μΑ




10. VOLTAGE REFERENCE(C8051F041/3)

The internal voltage reference circuit consists of a 1.2 V, temperature stable bandgap voltage reference generator and a gain-of-two output buffer amplifier. The internal reference may be routed via the VREF pin to external system components or to the VREFA input pin shown in Figure 10.1. Bypass capacitors of 0.1 μ F and 4.7 μ F are recommended from the VREF pin to AGND, as shown in Figure 10.1. See Table 10.1 for voltage reference specifications.

The VREFA pin provides a voltage reference input for ADC0 and ADC2. ADC0 may also reference the DAC0 output internally, and ADC2 may reference the analog power supply voltage, via the VREF multiplexers shown in Figure 10.1.

The Reference Control Register, REF0CN (defined in Figure 10.2) enables/disables the internal reference generator and selects the reference inputs for ADC0 and ADC2. The BIASE bit in REF0CN enables the on-board reference generator while the REFBE bit enables the gain-of-two buffer amplifier which drives the VREF pin. When disabled, the supply current drawn by the bandgap and buffer amplifier falls to less than 1 μ A (typical) and the output of the buffer amplifier enters a high impedance state. If the internal bandgap is used as the reference voltage generator, BIASE and REFBE must both be set to 1 (this includes any time a DAC is used). If the internal reference is not used, REFBE may be set to logic 0. Note that the BIASE bit must be set to logic 1 if either ADC is used, regardless of the voltage reference used. If neither the ADC nor the DAC are being used, both of these bits can be set to logic 0 to conserve power. Bits AD0VRS and AD2VRS select the ADC0 and ADC2 voltage reference sources, respectively. The electrical specifications for the Voltage Reference are given in Table 10.1.





C8051F040/1/2/3



The temperature sensor connects to the highest order input of the ADC0 input multiplexer (see Section "5.1. Analog Multiplexer and PGA" on page 41 for C8051F040/1 devices that feature a 12-bit ADC, or Section "6.1. Analog Multiplexer and PGA" on page 63 for C8051F042/3 devices that feature a 10-bit ADC). The TEMPE bit within REF0CN enables and disables the temperature sensor. While disabled, the temperature sensor defaults to a high impedance state and any A/D measurements performed on the sensor while disabled result in meaningless data.

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
-	-	-	AD0VRS	AD1VRS	TEMPE	BIASE	REFBE	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	1
							SFR Address: SFR Page:	
Bits7-5: UNUSED. Read = 000b; Write = don't care.								
Bit4:	AD0VRS: AI	OC0 Voltage	Reference S	elect				
	0: ADC0 volta	age referenc	e from VRE	FA pin.				
	1: ADC0 volta	age referenc	e from DAC	0 output.				
Bit3:	AD2VRS: AI	OC2 Voltage	Reference S	elect				
	0: ADC2 volta	age referenc	e from VRE	FA pin.				
	1: ADC2 volta							
Bit2:	TEMPE: Tem	perature Ser	nsor Enable H	Bit.				
	0: Internal Ter	nperature S	ensor Off.					
	1: Internal Ter	-						
Bit1:	BIASE: ADC	/DAC Bias	Generator En	able Bit. (Mu	ust be '1' if u	using ADC o	or DAC).	
	0: Internal Bia	as Generator	r Off.					
	1: Internal Bia	as Generator	r On.					
Bit0:	REFBE: Inter	nal Referen	ce Buffer Ena	able Bit.				
	0: Internal Re							
	1: Internal Re	ference Buf	fer On. Interr	nal voltage re	ference is dr	iven on the V	VREF pin.	

Figure 10.2. REF0CN: Reference Control Register

Table 10.1. Voltage Reference Electrical Characteristics

 $VDD = 3.0 \text{ V}, \text{ AV} + = 3.0 \text{ V}, -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C} \text{ unless otherwise specified}$

PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
INTERNAL REFERENCE (RE	FBE = 1)				
Output Voltage	25°C ambient	2.36	2.43	2.48	V
VREF Short-Circuit Current				30	mA
VREF Temperature Coefficient			15		ppm/°C
Load Regulation	Load = 0 to 200 μ A to AGND		0.5		ppm/µA
VREF Turn-on Time 1	4.7µF tantalum, 0.1µF ceramic bypass		2		ms
VREF Turn-on Time 2	0.1µF ceramic bypass		20		μs
VREF Turn-on Time 3	no bypass cap		10		μs
EXTERNAL REFERENCE (RI	$\mathbf{EFBE} = 0$				
Input Voltage Range		1.00		(AV+) - 0.3	V
Input Current			0	1	μΑ



11. COMPARATORS

C8051F04x family of devices include three on-chip programmable voltage comparators, shown in Figure 11.1. Each comparator offers programmable response time and hysteresis. When assigned to a Port pin, the Comparator output may be configured as open drain or push-pull, and Comparator inputs should be configured as analog inputs (see Section "17.1.5. Configuring Port 1, 2, and 3 Pins as Analog Inputs" on page 193). The Comparator may also be used as a reset source (see Section "13.5. Comparator0 Reset" on page 157).

The output of a Comparator can be polled by software, used as an interrupt source, used as a reset source, and/or routed to a Port pin. Each comparator can be individually enabled and disabled (shutdown). When disabled, the Comparator output (if assigned to a Port I/O pin via the Crossbar) defaults to the logic low state, and its supply current falls to less than 1 μ A. See Section "17.1.1. Crossbar Pin Assignment and Allocation" on page 191 for details on configuring the Comparator output via the digital Crossbar. The Comparator inputs can be externally driven from - 0.25 V to (VDD) + 0.25 V without damage or upset. The complete electrical specifications for the Comparator are given in Table 11.1.




Figure 11.1. Comparator Functional Block Diagram

C8051F040/1/2/3



The Comparator response time may be configured in software using the CPnMD1-0 bits in register CPTnMD (see Figure 11.4). Selecting a longer response time reduces the amount of power consumed by the comparator. See Table 11.1 for complete timing and current consumption specifications.




Figure 11.2. Comparator Hysteresis Plot

The hysteresis of the Comparator is software-programmable via its Comparator Control register (CPTnCN). The user can program both the amount of hysteresis voltage (referred to the input voltage) and the positive and negativegoing symmetry of this hysteresis around the threshold voltage.

The Comparator hysteresis is programmed using Bits3-0 in the Comparator Control Register CPTnCN (shown in Figure 11.3). The amount of negative hysteresis voltage is determined by the settings of the CPnHYN bits. As shown in Figure 11.2, settings of 20, 10 or 5 mV of negative hysteresis can be programmed, or negative hysteresis can be disabled. In a similar way, the amount of positive hysteresis is determined by the setting the CPnHYP bits.



:

C8051F040/1/2/3

Comparator interrupts can be generated on either rising-edge and falling-edge output transitions. (For Interrupt enable and priority control, see **Section "12.3. Interrupt Handler" on page 142**). The rising and/or falling -edge interrupts are enabled using the comparator's Rising/Falling Edge Interrupt Enable Bits (CPnRIE and CPnFIE) in their respective Comparator Mode Selection Register (CPTnMD), shown in Figure 11.4. These bits allow the user to control which edge (or both) will cause a comparator interrupt. However, the comparator interrupt must also be enabled in the Extended Interrupt Enable Register (EIE1). The CPnFIF flag is set to logic 1 upon a Comparator falling-edge interrupt, and the CPnRIF flag is set to logic 1 upon the Comparator rising-edge interrupt. Once set, these bits remain set until cleared by software. The output state of a Comparator can be obtained at any time by reading the CPnOUT bit. A Comparator is enabled by setting its respective CPnEN bit to logic 1, and is disabled by clearing this bit to logic 0.Upon enabling a comparator, the output of the comparator is not immediately valid. Before using a comparator as an interrupt or reset source, software should wait for a minimum of the specified "Power-up time" as specified in Table 11.1, "Comparator Electrical Characteristics," on page 116.

11.1. Comparator Inputs

The Port pins selected as comparator inputs should be configured as analog inputs in the Port 2 Input Configuration Register (for details on Port configuration, see Section "17.1.3. Configuring Port Pins as Digital Inputs" on page 193). The inputs for Comparator are on Port 2 as follows

COMPARATOR INPUT	PORT PIN
CP0 +	P2.6
СР0 -	P2.7
CP1 +	P2.2
CP1 -	P2.3
CP2 +	P2.4
СР2 -	P2.5





Figure 11.3. CPTnCN: Comparator 0, 1, and 2 Control Register

	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
	CPnEN	CPnOUT	CPnRIF	CPnFIF	CPnHYP1	CPnHYP0	CPnHYN1	CPnHYN0	00000000
	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	0000000
		ss: CPT0CN: 0x88				Bitz	BIU	Bito	
		es: CPT0CN: 0x88, es: CPT0CN:page 1							
	SER Fag	es. Critten.page	r,CFTTCN.pag	e 2, CF12CN.j	lage 5				
	Bit7:	CPnEN: Com	parator Enal	ole Bit. (Ple	ase see note l	pelow.)			
J.c		0: Comparator	L	,		,			
		1: Comparator							
	Bit6:	CPnOUT: Con		tput State F	lag.				
		0: Voltage on			e				
		1: Voltage on	CPn + > CPr	1					
	Bit5:	CPnRIF: Com	parator Risi	ng-Edge Int	errupt Flag.				
		0: No Compar	ator Rising	Edge Interru	ipt has occuri	ed since this	flag was las	t cleared.	
		1: Comparator	Rising Edg	e Interrupt l	has occurred.	Must be clea	ared by softw	vare.	
	Bit4:	CPnFIF: Com		-			•		
		0: No Compar	ator Falling	-Edge Interr	rupt has occur	red since this	s flag was la	st cleared.	
		1: Comparator	Falling-Ed	ge Interrupt	has occurred	Must be cle	ared by soft	ware.	
	Bits3-2:	CPnHYP1-0:	Comparator	Positive Hy	vsteresis Cont	rol Bits.	-		
		00: Positive H	ysteresis Di	sabled.					
		01: Positive H	ysteresis = :	5 mV.					
		10: Positive H	ysteresis =	10 mV.					
		11: Positive H	ysteresis = 2	20 mV.					
	Bits1-0:	CPnHYN1-0:	Comparator	Negative H	Iysteresis Cor	ntrol Bits.			
		00: Negative I	Hysteresis D	isabled.	-				
		01: Negative I	Hysteresis =	5 mV.					
		10: Negative I	Hysteresis =	10 mV.					
		11: Negative I	Hysteresis =	20 mV.					
				_					
	NOTE: Uj	oon enabling a							
		parator as an i	-					-	
		up time" as sp	ecified in Ta	able 11.1, "C	Comparator E	lectrical Cha	racteristics,'	on page 116	•
L									



Figure 11.4. CPTnMD: Comparator Mode Selection Register

	R/W	R/W	R/W	R/W	R	R	R/W	R/W	Reset Value
	-	-	CPnRIE	CPnFIE	-	-	CPnMD1	CPnMD0	00000000
	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	1
	SFR Addres	s: CPT0MD: 0x8	9; CPT1MD: 0>	89;CPT2MD: 0	x89				
	SFR Pag	e: CPT0MD:page	e 1;CPT1MD:pa	ge 2; CPT2MD:	page 3				
	Bits7-6:	UNUSED. R	ead = 00b, W	/rite = don't	care.				
	Bit 5:	CPnRIE: Con	nparator Ris	ing-Edge Inte	errupt Enable	e Bit.			
		0: Comparato	0 0	1					
l		1: Comparato	0 0	1					
l	Bit 4:	CPnFIE: Con	*	0 0	-	e Bit.			
		0: Comparato	0 0	· 1					
		1: Comparate	0 0	· •					
	Bits3-2:	UNUSED. R	· · · · ·						
	Bits1-0:	CPnMD1-CP							
		These bits set	lect the respo	onse time for	the Compara	ator.			
		Mode	CPnMD1	CPnMD0	CPn Typ	ical Respons	se		
					,	Fime			
		0	0	0	1	00 ns			
		1	0	1	5	00 ns			
		2	1	0		1 μs			
		3	1	1		4 μs			
ł							,		
ĺ									
L									

C8051F040/1/2/3



Table 11.1. Comparator Electrical Characteristics

 $VDD = 3.0 \text{ V}, -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C} \text{ unless otherwise specified.}$

PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
Response Time,	CPn+ - CPn- = 100 mV		100		μs
Mode 0	CPn+ - CPn- = 10 mV		250		μs
Response Time,	CPn+ - CPn- = 100 mV		175		μs
Mode 1	CPn+ - CPn- = 10 mV		500		μs
Response Time,	CPn+ - CPn- = 100 mV		320		μs
Mode 2	CPn+ - CPn- = 10 mV		1100		μs
Response Time,	CPn+ - CPn- = 100 mV		1050		μs
Mode 3	CPn+ - CPn- = 10 mV		5200		μs
Common-Mode Rejection Ratio			1.5	4	mV/V
Positive Hysteresis 1	CPnHYP1-0 = 00		0	1	mV
Positive Hysteresis 2	CPnHYP1-0 = 01	3	5	7	mV
Positive Hysteresis 3	CPnHYP1-0 = 10	7	10	15	mV
Positive Hysteresis 4	CPnHYP1-0 = 11	15	20	25	mV
Negative Hysteresis 1	CPnHYN1-0 = 00		0	1	mV
Negative Hysteresis 2	CPnHYN1-0 = 01	3	5	7	mV
Negative Hysteresis 3	CPnHYN1-0 = 10	7	10	15	mV
Negative Hysteresis 4	CPnHYN1-0 = 11	15	20	25	mV
Inverting or Non-Inverting Input Voltage Range		-0.25		VDD+ 0.25	V
Input Capacitance			7		pF
Input Bias Current		-5	0.001	+5	nA
Input Offset Voltage		-5		+5	mV
POWER SUPPLY					
Power Supply Rejection			0.1	1	mV/V
Power-up Time			10		μs
	Mode 0		7.6		μA
Sumply Current at DC	Mode 1		3.2		μA
Supply Current at DC	Mode 2		1.3		μA
	Mode 3		0.4		μA



12. CIP-51 MICROCONTROLLER

The MCU system controller core is the CIP-51 microcontroller. The CIP-51 is fully compatible with the MCS-51TM instruction set; standard 803x/805x assemblers and compilers can be used to develop software. The MCU family has a superset of all the peripherals included with a standard 8051. Included are five 16-bit counter/timers (see description in Section 23), two full-duplex UARTs (see description in Section 21 and Section 22), 256 bytes of internal RAM, 128 byte Special Function Register (SFR) address space (see Section 12.2.6), and 8/4 byte-wide I/O Ports (see description in Section 17). The CIP-51 also includes on-chip debug hardware (see description in Section 25), and interfaces directly with the MCUs' analog and digital subsystems providing a complete data acquisition or control-system solution in a single integrated circuit.

The CIP-51 Microcontroller core implements the standard 8051 organization and peripherals as well as additional custom peripherals and functions to extend its capability (see Figure 12.1 for a block diagram). The CIP-51 includes the following features:

- Fully Compatible with MCS-51 Instruction Set
- 25 MIPS Peak Throughput with 25 MHz Clock
- 0 to 25 MHz Clock Frequency
- 256 Bytes of Internal RAM
- 8/4 Byte-Wide I/O Ports

- Extended Interrupt Handler
- Reset Input
- Power Management Modes
- On-chip Debug Logic
- Program and Data Memory Security




Figure 12.1. CIP-51 Block Diagram

C8051F040/1/2/3



Performance

The CIP-51 employs a pipelined architecture that greatly increases its instruction throughput over the standard 8051 architecture. In a standard 8051, all instructions except for MUL and DIV take 12 or 24 system clock cycles to execute, and usually have a maximum system clock of 12 MHz. By contrast, the CIP-51 core executes 70% of its instructions in one or two system clock cycles, with no instructions taking more than eight system clock cycles.

With the CIP-51's maximum system clock at 25 MHz, it has a peak throughput of 25 MIPS. The CIP-51 has a total of 109 instructions. The table below shows the total number of instructions that require each execution time.

	Clocks to Execute	1	2	2/3	3	3/4	4	4/5	5	8
a S	Number of Instructions	26	50	5	14	7	3	1	2	1

Programming and Debugging Support

A JTAG-based serial interface is provided for in-system programming of the FLASH program memory and communication with on-chip debug support logic. The re-programmable FLASH can also be read and changed a single byte at a time by the application software using the MOVC and MOVX instructions. This feature allows program memory to be used for non-volatile data storage as well as updating program code under software control.

The on-chip debug support logic facilitates full speed in-circuit debugging, allowing the setting of hardware breakpoints and watch points, starting, stopping and single stepping through program execution (including interrupt service routines), examination of the program's call stack, and reading/writing the contents of registers and memory. This method of on-chip debug is completely non-intrusive and non-invasive, requiring no RAM, Stack, timers, or other on-chip resources.

The CIP-51 is supported by development tools from Cygnal Integrated Products and third party vendors. Cygnal provides an integrated development environment (IDE) including editor, macro assembler, debugger and programmer. The IDE's debugger and programmer interface to the CIP-51 via its JTAG interface to provide fast and efficient insystem device programming and debugging. Third party macro assemblers and C compilers are also available.

12.1. Instruction Set

The instruction set of the CIP-51 System Controller is fully compatible with the standard MCS-51TM instruction set; standard 8051 development tools can be used to develop software for the CIP-51. All CIP-51 instructions are the binary and functional equivalent of their MCS-51TM counterparts, including opcodes, addressing modes and effect on PSW flags. However, instruction timing is different than that of the standard 8051.

12.1.1. Instruction and CPU Timing

In many 8051 implementations, a distinction is made between machine cycles and clock cycles, with machine cycles varying from 2 to 12 clock cycles in length. However, the CIP-51 implementation is based solely on clock cycle timing. All instruction timings are specified in terms of clock cycles.

Due to the pipelined architecture of the CIP-51, most instructions execute in the same number of clock cycles as there are program bytes in the instruction. Conditional branch instructions take one less clock cycle to complete when the branch is not taken as opposed to when the branch is taken. Table 12.1 is the CIP-51 Instruction Set Summary, which includes the mnemonic, number of bytes, and number of clock cycles for each instruction.

12.1.2. MOVX Instruction and Program Memory

In the CIP-51, the MOVX instruction serves three purposes: accessing on-chip XRAM, accessing off-chip XRAM, and accessing on-chip program FLASH memory. The FLASH access feature provides a mechanism for user software to update program code and use the program memory space for non-volatile data storage (see Section "15. FLASH



MEMORY" on page 167). The External Memory Interface provides a fast access to off-chip XRAM (or memorymapped peripherals) via the MOVX instruction. Refer to Section "16. EXTERNAL DATA MEMORY INTER-FACE AND ON-CHIP XRAM" on page 173 for details.

Mnemonic	Description	Bytes	Clock Cycles
	ARITHMETIC OPERATIONS		
ADD A, Rn	Add register to A	1	1
ADD A, direct	Add direct byte to A	2	2
ADD A, @Ri	Add indirect RAM to A	1	2
ADD A, #data	Add immediate to A	2	2
ADDC A, Rn	Add register to A with carry	1	1
ADDC A, direct	Add direct byte to A with carry	2	2
ADDC A, @Ri	Add indirect RAM to A with carry	1	2
ADDC A, #data	Add immediate to A with carry	2	2
SUBB A, Rn	Subtract register from A with borrow	1	1
SUBB A, direct	Subtract direct byte from A with borrow	2	2
SUBB A, @Ri	Subtract indirect RAM from A with borrow	1	2
SUBB A, #data	Subtract immediate from A with borrow	2	2
INC A	Increment A	1	1
INC Rn	Increment register	1	1
INC direct	Increment direct byte	2	2
INC @Ri	Increment indirect RAM	1	2
DEC A	Decrement A	1	1
DEC Rn	Decrement register	1	1
DEC direct	Decrement direct byte	2	2
DEC @Ri	Decrement indirect RAM	1	2
INC DPTR	Increment Data Pointer	1	1
MUL AB	Multiply A and B	1	4
DIV AB	Divide A by B	1	8
DA A	Decimal adjust A	1	1
	LOGICAL OPERATIONS		
ANL A, Rn	AND Register to A	1	1
ANL A, direct	AND direct byte to A	2	2
ANL A, @Ri	AND indirect RAM to A	1	2
ANL A, #data	AND immediate to A	2	2
ANL direct, A	AND A to direct byte	2	2
ANL direct, #data	AND immediate to direct byte	3	3
ORL A, Rn	OR Register to A	1	1
ORL A, direct	OR direct byte to A	2	2
ORL A, @Ri	OR indirect RAM to A	1	2
ORL A, #data	OR immediate to A	2	2
ORL direct, A	OR A to direct byte	2	2
ORL direct, #data	OR immediate to direct byte	3	3
XRL A, Rn	Exclusive-OR Register to A	1	1
XRL A, direct	Exclusive-OR direct byte to A	2	2
XRL A, @Ri	Exclusive-OR indirect RAM to A	1	2

Table 12.1. CIP-51 Instruction Set Summary





Table 12.1 .	CIP-51	Instruction	Set Summary
14010 12010		insti action	Set Summary

Mnemonic	Description	Bytes	Clock Cycles	
XRL A, #data	Exclusive-OR immediate to A	2	2	
XRL direct, A	Exclusive-OR A to direct byte	2	2	
XRL direct, #data	Exclusive-OR immediate to direct byte	3	3	
CLR A	Clear A	1	1	
CPL A	Complement A	1	1	
RL A	Rotate A left	1	1	
RLC A	Rotate A left through Carry	1	1	
RR A	Rotate A right	1	1	
RRC A	Rotate A right through Carry	1	1	
SWAP A	Swap nibbles of A	1	1	
	DATA TRANSFER			
MOV A, Rn	Move Register to A	1	1	
MOV A, direct	Move direct byte to A	2	2	
MOV A, @Ri	Move indirect RAM to A	1	2	
MOV A, #data	Move immediate to A	2	2	
MOV Rn, A	Move A to Register	1	1	
MOV Rn, direct	Move direct byte to Register	2	2	
MOV Rn, #data	Move immediate to Register	2	2	
MOV direct, A	Move A to direct byte	2	2	
MOV direct, Rn	Move Register to direct byte	2	2	
MOV direct, direct	Move direct byte to direct byte	3	3	
MOV direct, @Ri	Move indirect byte to direct byte Move indirect RAM to direct byte	2	2	
MOV direct, #data	Move immediate to direct byte	3	3	
MOV @Ri, A	Move A to indirect RAM	1	2	
MOV @Ri, direct	Move A to indirect RAM	2	2	
MOV @Ri, #data	Move immediate to indirect RAM	2	2	
MOV DPTR, #data16	Load DPTR with 16-bit constant	3	3	
MOVCA, @A+DPTR	Move code byte relative DPTR to A	1	3	
MOVC A, @A+PC	Move code byte relative DFIR to A	1	3	
MOVE A, @AHE MOVX A, @Ri	Move external data (8-bit address) to A	1	3	
MOVX A, @KI MOVX @Ri, A	Move A to external data (8-bit address) to A	1	3	
MOVX (a) A) MOVX A, (a) DPTR	Move external data (16-bit address) to A	1	3	
MOVX @DPTR, A	Move A to external data (16-bit address)	1		
PUSH direct	Push direct byte onto stack	2	3	
POP direct	Pop direct byte from stack	2	2	
XCH A, Rn	Exchange Register with A			
XCH A, kn XCH A, direct	Exchange direct byte with A	1 2	1 2	
	Exchange indirect byte with A Exchange indirect RAM with A	1	2	
XCH A, @Ri	Exchange low nibble of indirect RAM with A		2	
XCHD A, @Ri	BOOLEAN MANIPULATION	1	2	
		1	1	
CLR C	Clear Carry	1	1	
CLR bit	Clear direct bit	2	2	
SETB C	Set Carry	1	1	
SETB bit	Set direct bit	2	2	
CPL C	Complement Carry	1	1	



C8051F040/1/2/3

Table 12.1. CIP-51 Instruction Set Summary

Mnemonic	Description	Bytes	Clock Cycles
CPL bit	Complement direct bit	2	2
ANL C, bit	AND direct bit to Carry	2	2
ANL C, /bit	AND complement of direct bit to Carry	2	2
ORL C, bit	OR direct bit to carry	2	2
ORL C, /bit	OR complement of direct bit to Carry	2	2
MOV C, bit	Move direct bit to Carry	2	2
MOV bit, C	Move Carry to direct bit	2	2
JC rel	Jump if Carry is set	2	2/3
JNC rel	Jump if Carry is not set	2	2/3
JB bit, rel	Jump if direct bit is set	3	3/4
JNB bit, rel	Jump if direct bit is not set	3	3/4
JBC bit, rel	Jump if direct bit is set and clear bit	3	3/4
	PROGRAM BRANCHING	•	
ACALL addr11	Absolute subroutine call	2	3
LCALL addr16	Long subroutine call	3	4
RET	Return from subroutine	1	5
RETI	Return from interrupt	1	5
AJMP addr11	Absolute jump	2	3
LJMP addr16	Long jump	3	4
SJMP rel	Short jump (relative address)	2	3
JMP @A+DPTR	Jump indirect relative to DPTR	1	3
JZ rel	Jump if A equals zero	2	2/3
JNZ rel	Jump if A does not equal zero	2	2/3
CJNE A, direct, rel	Compare direct byte to A and jump if not equal	3	3/4
CJNE A, #data, rel	Compare immediate to A and jump if not equal	3	3/4
CJNE Rn, #data, rel	Compare immediate to Register and jump if not equal	3	3/4
CJNE @Ri, #data, rel	Compare immediate to indirect and jump if not equal	3	4/5
DJNZ Rn, rel	Decrement Register and jump if not zero	2	2/3
DJNZ direct, rel	Decrement direct byte and jump if not zero	3	3/4
NOP	No operation	1	1





Notes on Registers, Operands and Addressing Modes:

Rn - Register R0-R7 of the currently selected register bank.

@Ri - Data RAM location addressed indirectly through R0 or R1.

rel - 8-bit, signed (two's complement) offset relative to the first byte of the following instruction. Used by SJMP and all conditional jumps.

direct - 8-bit internal data location's address. This could be a direct-access Data RAM location (0x00-0x7F) or an SFR (0x80-0xFF).

#data - 8-bit constant

#data16 - 16-bit constant

bit - Direct-accessed bit in Data RAM or SFR

addr11 - 11-bit destination address used by ACALL and AJMP. The destination must be within the same 2K-byte page of program memory as the first byte of the following instruction.

addr16 - 16-bit destination address used by LCALL and LJMP. The destination may be anywhere within the 64K-byte program memory space.

There is one unused opcode (0xA5) that performs the same function as NOP. All mnemonics copyrighted \bigcirc Intel Corporation 1980.



12.2. Memory Organization

The memory organization of the CIP-51 System Controller is similar to that of a standard 8051. There are two separate memory spaces: program memory and data memory. Program and data memory share the same address space but are accessed via different instruction types. There are 256 bytes of internal data memory and 64k bytes of internal program memory address space implemented within the CIP-51. The CIP-51 memory organization is shown in Figure 12.2.




Figure 12.2. Memory Map

12.2.1. Program Memory

The CIP-51 has a 64k byte program memory space. The MCU implements 65536 bytes of this program memory space as in-system re-programmed FLASH memory, organized in a contiguous block from addresses 0x0000 to 0xFFFF. Note: 512 bytes (0xEE00 to 0xFFFF) of this memory are reserved for factory use and are not available for user program storage.

Program memory is normally assumed to be read-only. However, the CIP-51 can write to program memory by setting the Program Store Write Enable bit (PSCTL.0) and using the MOVX instruction. This feature provides a mechanism for the CIP-51 to update program code and use the program memory space for non-volatile data storage. Refer to Section "15. FLASH MEMORY" on page 167 for further details.

C8051F040/1/2/3



12.2.2. Data Memory

The CIP-51 implements 256 bytes of internal RAM mapped into the data memory space from 0x00 through 0xFF. The lower 128 bytes of data memory are used for general purpose registers and scratch pad memory. Either direct or indirect addressing may be used to access the lower 128 bytes of data memory. Locations 0x00 through 0x1F are addressable as four banks of general purpose registers, each bank consisting of eight byte-wide registers. The next 16 bytes, locations 0x20 through 0x2F, may either be addressed as bytes or as 128 bit locations accessible with the direct addressing mode.

The upper 128 bytes of data memory are accessible only by indirect addressing. This region occupies the same address space as the Special Function Registers (SFR) but is physically separate from the SFR space. The addressing mode used by an instruction when accessing locations above 0x7F determines whether the CPU accesses the upper 128 bytes of data memory space or the SFR's. Instructions that use direct addressing will access the SFR space. Instructions using indirect addressing above 0x7F access the upper 128 bytes of data memory. Figure 12.2 illustrates the data memory organization of the CIP-51.

12.2.3. General Purpose Registers

The lower 32 bytes of data memory, locations 0x00 through 0x1F, may be addressed as four banks of general-purpose registers. Each bank consists of eight byte-wide registers designated R0 through R7. Only one of these banks may be enabled at a time. Two bits in the program status word, RS0 (PSW.3) and RS1 (PSW.4), select the active register bank (see description of the PSW in Figure 12.16). This allows fast context switching when entering subroutines and interrupt service routines. Indirect addressing modes use registers R0 and R1 as index registers.

12.2.4. Bit Addressable Locations

In addition to direct access to data memory organized as bytes, the sixteen data memory locations at 0x20 through 0x2F are also accessible as 128 individually addressable bits. Each bit has a bit address from 0x00 to 0x7F. Bit 0 of the byte at 0x20 has bit address 0x00 while bit 7 of the byte at 0x20 has bit address 0x07. Bit 7 of the byte at 0x2F has bit address 0x7F. A bit access is distinguished from a full byte access by the type of instruction used (bit source or destination operands as opposed to a byte source or destination).

The MCS-51[™] assembly language allows an alternate notation for bit addressing of the form XX.B where XX is the byte address and B is the bit position within the byte. For example, the instruction:

MOV C, 22.3h moves the Boolean value at 0x13 (bit 3 of the byte at location 0x22) into the Carry flag.

12.2.5. Stack

A programmer's stack can be located anywhere in the 256 byte data memory. The stack area is designated using the Stack Pointer (SP, address 0x81) SFR. The SP will point to the last location used. The next value pushed on the stack is placed at SP+1 and then SP is incremented. A reset initializes the stack pointer to location 0x07; therefore, the first value pushed on the stack is placed at location 0x08, which is also the first register (R0) of register bank 1. Thus, if more than one register bank is to be used, the SP should be initialized to a location in the data memory not being used for data storage. The stack depth can extend up to 256 bytes.

The MCUs also have built-in hardware for a stack record which is accessed by the debug logic. The stack record is a 32-bit shift register, where each PUSH or increment SP pushes one record bit onto the register, and each CALL pushes two record bits onto the register. (A POP or decrement SP pops one record bit, and a RET pops two record bits, also.) The stack record circuitry can also detect an overflow or underflow on the 32-bit shift register, and can notify the debug software even with the MCU running at speed.



12.2.6. Special Function Registers

The direct-access data memory locations from 0x80 to 0xFF constitute the special function registers (SFR's). The SFR's provide control and data exchange with the CIP-51's resources and peripherals. The CIP-51 duplicates the SFR's found in a typical 8051 implementation as well as implementing additional SFR's used to configure and access the sub-systems unique to the MCU. This allows the addition of new functionality while retaining compatibility with the MCS-51TM instruction set. Table 12.2 lists the SFR's implemented in the CIP-51 System Controller.

The SFR registers are accessed whenever the direct addressing mode is used to access memory locations from 0x80 to 0xFF. SFR's with addresses ending in 0x0 or 0x8 (e.g. P0, TCON, P1, SCON, IE, etc.) are bit-addressable as well as byte-addressable. All other SFR's are byte-addressable only. Unoccupied addresses in the SFR space are reserved for future use. Accessing these areas will have an indeterminate effect and should be avoided. Refer to the corresponding pages of the datasheet, as indicated in Table 12.3, for a detailed description of each register.

12.2.6.1. SFR Paging

The CIP-51 features *SFR paging*, allowing the device to map many SFR's into the 0x80 to 0xFF memory address space. The SFR memory space has 256 *pages*. In this way, each memory location from 0x80 to 0xFF can access up to 256 SFR's. The C8051F04x family of devices utilizes five SFR pages: 0, 1, 2, 3, and F. SFR pages are selected using the Special Function Register Page Selection register, SFRPAGE (see Figure 12.10). The procedure for reading and writing an SFR is as follows:


- 1. Select the appropriate SFR page number using the SFRPAGE register.
- 2. Use direct accessing mode to read or write the special function register (MOV instruction).

12.2.6.2. Interrupts and SFR Paging

When an interrupt occurs, the SFR Page Register will automatically switch to the SFR page containing the flag bit that caused the interrupt. The automatic SFR Page switch function conveniently removes the burden of switching SFR pages from the interrupt service routine. Upon execution of the RETI instruction, the SFR page is automatically restored to the SFR Page in use prior to the interrupt. This is accomplished via a three-byte *SFR Page Stack*. The top byte of the stack is SFRPAGE, the current SFR Page. The second byte of the SFR Page Stack is SFRNEXT. The third, or bottom byte of the SFR Page Stack is SFRLAST. On interrupt, the current SFRPAGE value is pushed to the SFRN-EXT byte, and the value of SFRNEXT is pushed to SFRLAST. Hardware then loads SFRPAGE with the SFR Page containing the flag bit associated with the interrupt. On a return from interrupt, the SFR Page Stack is popped resulting in the value of SFRNEXT returning to the SFRPAGE register, thereby restoring the SFR page context without software intervention. The value in SFRLAST (0x00 if there is no SFR Page value in the bottom of the stack) of the stack is placed in SFRNEXT register. If desired, the values stored in SFRNEXT and SFRLAST may be modified during an interrupt, enabling the CPU to return to a different SFR Page upon execution of the RETI instruction (on interrupt exit). Modifying registers in the SFR Page Stack does not cause a push or pop of the stack. Only interrupt calls and returns will cause push/pop operations on the SFR Page Stack.







www.DataSheet4U.com

Automatic hardware switching of the SFR Page on interrupts may be enabled or disabled as desired using the SFR Automatic Page Control Enable Bit located in the SFR Page Control Register (SFRPGCN). This function defaults to 'enabled' upon reset. In this way, the autoswitching function will be enabled unless disabled in software.

A summary of the SFR locations (address and SFR page) is provided in Table 12.2. in the form of an SFR memory map. Each memory location in the map has an SFR page row, denoting the page in which that SFR resides. Note that certain SFR's are accessible from ALL SFR pages, and are denoted by the "(ALL PAGES)" designation. For example, the Port I/O registers P0, P1, P2, and P3 all have the "(ALL PAGES)" designation, indicating these SFR's are accessible from all SFR pages regardless of the SFRPAGE register value.



12.2.6.3. SFR Page Stack Example

The following is an example that shows the operation of the SFR Page Stack during interrupts.

In this example, the SFR Page Control is left in the default enabled state (i.e., SFRPGEN = 1), and the CIP-51 is executing in-line code that is writing values to Port 5 (SFR "P5", located at address 0xD8 on SFR Page 0x0F). The device is also using the Programmable Counter Array (PCA) and the 8-bit ADC (ADC2) window comparator to monitor a voltage. The PCA is timing a critical control function in its interrupt service routine (ISR), so its interrupt is enabled and is set to *high* priority. The ADC2 is monitoring a voltage that is less important, but to minimize the software overhead its window comparator is being used with an associated ISR that is set to *low* priority. At this point, the SFR page is set to access the Port 5 SFR (SFRPAGE = 0x0F). See Figure 12.4 below.

ww.DataSheet4U.com




Figure 12.4. SFR Page Stack While Using SFR Page 0x0F To Access Port 5





While CIP-51 executes in-line code (writing values to Port 5 in this example), an ADC2 Window Comparator Interrupt occurs. The CIP-51 vectors to the ADC2 Window Comparator ISR and pushes the current SFR Page value (SFR Page 0x0F) into SFRNEXT in the SFR Page Stack. The SFR page needed to access ADC2's SFR's is then automatically placed in the SFRPAGE register (SFR Page 0x02). SFRPAGE is considered the "top" of the SFR Page Stack. Software can now access the ADC2 SFR's. Software may switch to any SFR Page by writing a new value to the SFRPAGE register at any time during the ADC2 ISR to access SFR's that are not on SFR Page 0x02. See Figure 12.5 below.





Figure 12.5. SFR Page Stack After ADC2 Window Comparator Interrupt Occurs



While in the ADC2 ISR, a PCA interrupt occurs. Recall the PCA interrupt is configured as a *high* priority interrupt, while the ADC2 interrupt is configured as a *low* priority interrupt. Thus, the CIP-51 will now vector to the high priority PCA ISR. Upon doing so, the CIP-51 will automatically place the SFR page needed to access the PCA's special function registers into the SFRPAGE register, SFR Page 0x00. The value that was in the SFRPAGE register before the PCA interrupt (SFR Page 2 for ADC2) is pushed down the stack into SFRNEXT. Likewise, the value that was in the SFRNEXT register before the PCA interrupt (in this case SFR Page 0x0F for Port 5) is pushed down to the SFR-LAST register, the "bottom" of the stack. Note that a value stored in SFRLAST (via a previous software write to the SFRLAST register) will be overwritten. See Figure 12.6 below.

Figure 12.6. SFR Page Stack Upon PCA Interrupt Occurring During an ADC2 ISR







On exit from the PCA interrupt service routine, the CIP-51 will return to the ADC2 Window Comparator ISR. On execution of the RETI instruction, SFR Page 0x00 used to access the PCA registers will be automatically popped off of the SFR Page Stack, and the contents of the SFRNEXT register will be moved to the SFRPAGE register. Software in the ADC2 ISR can continue to access SFR's as it did prior to the PCA interrupt. Likewise, the contents of SFR-LAST are moved to the SFRNEXT register. Recall this was the SFR Page value 0x0F being used to access Port 5 before the ADC2 interrupt occurred. See Figure 12.7 below.




Figure 12.7. SFR Page Stack Upon Return From PCA Interrupt



On the execution of the RETI instruction in the ADC2 Window Comparator ISR, the value in SFRPAGE register is overwritten with the contents of SFRNEXT. The CIP-51 may now access the Port 5 SFR bits as it did prior to the interrupts occurring. See Figure 12.8 below.




Figure 12.8. SFR Page Stack Upon Return From ADC2 Window Interrupt

Note that in the above example, all three bytes in the SFR Page Stack are accessible via the SFRPAGE, SFRNEXT, and SFRLAST special function registers. If the stack is altered while servicing an interrupt, it is possible to return to a different SFR Page upon interrupt exit than selected prior to the interrupt call. Direct access to the SFR Page stack can be useful to enable real-time operating systems to control and manage context switching between multiple tasks.

Push operations on the SFR Page Stack only occur on interrupt service, and pop operations only occur on interrupt exit (execution on the RETI instruction). The automatic switching of the SFRPAGE and operation of the SFR Page Stack as described above can be disabled in software by clearing the SFR Automatic Page Enable Bit (SFRPGEN) in the SFR Page Control Register (SFRPGCN). See Figure 12.9 on page 132.

C8051F040/1/2/3



Figure 12.9. SFR Page Control Register: SFRPGCN






Figure 12.10. SFR Page Register: SFRPAGE






C8051F040/1/2/3

Figure 12.11. SFR Next Register: SFRNEXT











			I	able 12.2.	Special Fu	nction Reg	lister (SFR) Memory	Map	
	A D R E S S	SFR P A G E	0(8)	1(9)	2(A)	3(B)	4(C)	5(D)	6(E)	7(F)
	F8	0 1 2 3 F	SPIOCN CAN0CN P7	PCA0L	РСА0Н	PCA0CPL0	РСА0СРН0	PCA0CPL1	PCA0CPH1	WDTCN (ALL PAGES)
DataSheet4U.	com F0	0 1 2 3 F	B (ALL PAGES)						EIP1 (ALL PAGES)	EIP2 (ALL PAGES)
	E8	0 1 2 3 F	ADC0CN ADC2CN P6	PCA0CPL2	PCA0CPH2	PCA0CPL3	РСА0СРН3	PCA0CPL4	PCA0CPH4	RSTSRC
	E0	0 1 2 3 F	ACC (ALL PAGES)	PCA0CPL5 XBR0	PCA0CPH5 XBR1	XBR2	XBR3		EIE1 (ALL PAGES)	EIE2 (ALL PAGES)
	D8	0 1 2 3 F	PCA0CN CAN0DATL P5	PCA0MD CAN0DATH	PCA0CPM0 CAN0ADR	PCA0CPM1 CAN0TST	PCA0CPM2	PCA0CPM3	PCA0CPM4	PCA0CPM5
	D0	0 1 2 3 F	PSW (ALL PAGES)	REF0CN	DAC0L DAC1L	DAC0H DAC1H	DAC0CN DAC1CN		HVA0CN	
	C8	0 1 2 3 F	TMR2CN TMR3CN TMR4CN P4	TMR2CF TMR3CF TMR4CF	RCAP2L RCAP3L RCAP4L	RCAP2H RCAP3H RCAP4H	TMR2L TMR3L TMR4L	TMR2H TMR3H TMR4H		SMB0CR
	С0	0 1 2 3 F	SMB0CN CAN0STA	SMB0STA	SMB0DAT	SMB0ADR	ADC0GTL ADC2GT	ADC0GTH	ADC0LTL ADC2LT	ADC0LTH
	В8	0 1 2 3 F	IP (ALL PAGES)	SADEN0	AMX0CF AMX2CF	AMX0SL AMX2SL	ADC0CF ADC2CF	AMX0PRT	ADC0L ADC2	ADC0H
			0(8)	1(9)	2(A)	3(B)	4(C)	5(D)	6(E)	7(F)



C8051F040/1/2/3

					•			-	-	
	B0	0 1 2 3	P3 (ALL PAGES)							FLSCL
		F								FLACL
	A8	0 1 2 3 F	IE (ALL PAGES)	SADDR0				P1MDIN	P2MDIN	P3MDIN
.DataSheet4U.	com A0	0 1 2 3 F	P2 (ALL PAGES)	EMI0TC	EMIOCN	EMI0CF	P0MDOUT	P1MDOUT	P2MDOUT	P3MDOUT
	98	0 1 2 3 F	SCON0 SCON1	SBUF0 SBUF1	SPI0CFG	SPI0DAT	P4MDOUT	SPIOCKR P5MDOUT	P6MDOUT	P7MDOUT
	90	0 1 2 3 F	P1 (ALL PAGES)	SSTA0					SFRPGCN	CLKSEL
	88	0 1 2 3 F	TCON CPT0CN CPT1CN CPT2CN	TMOD CPT0MD CPT1MD CPT2MD	TL0 OSCICN	TL1 OSCICL	TH0 OSCXCN	TH1	CKCON	PSCTL
	80	0 1 2 3 F	PO (ALL PAGES)	SP (ALL PAGES)	DPL (ALL PAGES)	DPH (ALL PAGES)	SFRPAGE (ALL PAGES)	SFRNEXT (ALL PAGES)	SFRLAST (ALL PAGES)	PCON (ALL PAGES)
			0(8)	1(9)	2(A)	3(B)	4(C)	5(D)	6(E)	7(F)

Table 12.2. Special Function Register (SFR) Memory Map

Table 12.3. Special Function Registers

SFR's are listed in alphabetical order. All undefined SFR locations are reserved.

Register	Address	SFR Page	Description	Page No.
ACC	0xE0	All Pages	Accumulator	page 142
ADC0CF	0xBC	0	ADC0 Configuration	page 52*, page 74**
ADC0CN	0xE8	0	ADC0 Control	page 53*, page 75**
ADC0GTH	0xC5	0	ADC0 Greater-Than High	page 56*, page 78**
ADC0GTL	0xC4	0	ADC0 Greater-Than Low	page 56*, page 78**
ADC0H	0xBF	0	ADC0 Data Word High	page 54*, page 76**
ADC0L	0xBE	0	ADC0 Data Word Low	page 54*, page 76**
ADC0LTH	0xC7	0	ADC0 Less-Than High	page 56*, page 78**





Table 12.3. Special Function Registers

SFR's are listed in alphabetical order. All undefined SFR locations are reserved.

Register	Address	SFR Page	Description	Page No.
ADC0LTL	0xC6	0	ADC0 Less-Than Low	page 56*, page 78**
ADC2	0xBE	2	ADC2Data Word	page 93
ADC2CF	0xBC	2	ADC2 Analog Multiplexer Configuration	page 89
ADC2CN	0xE8	2	ADC2 Control	page 92
ADC2GT	0xC4	1	ADC2 Window Comparator Greater-Than	page 94
ADC2LT	0xC6	1	ADC2 Window Comparator Less-Than	page 94
AMX0CF	0xBA	0	ADC0 Multiplexer Configuration	page 43*, page 65**
AMX0PRT	0xBD	0	ADC0 Port 3 I/O Pin Select	page 45
AMX0SL	0xBB	0	ADC0 Multiplexer Channel Select	page 43*, page 65**
AMX2SL	0xBB	2	ADC2 Analog Multiplexer Channel Select	page 90
В	0xF0	All Pages	B Register	page 142
CAN0ADR	0xDA	1	CAN0 Address	page 213
CAN0CN	0xF8	1	CAN0 Control	page 213
CAN0DATH	0xD9	1	CAN0 Data Register High	page 212
CAN0DATL	0xD8	1	CAN0 Data Register Low	page 212
CAN0STA	0xC0	1	CAN0 Status	page 214
CAN0TST	0xDB	1	CAN0 Test Register	page 214
CKCON	0x8E	0	Clock Control	page 277
CLKSEL	0x97	F	Oscillator Clock Selection Register	page 163
CPT0MD	0x89	1	Comparator 0 Mode Selection	page 115
CPT1MD	0x89	2	Comparator 1 Mode Selection	page 115
CPT2MD	0x89	3	Comparator 2 Mode Selection	page 115
CPT0CN	0x88	1	Comparator 0 Control	page 114
CPT1CN	0x88	2	Comparator 1 Control	page 114
CPT2CN	0x88	3	Comparator 2 Control	page 114
DAC0CN	0xD4	0	DAC0 Control	page 102
DAC0H	0xD3	0	DAC0 High	page 102
DAC0L	0xD2	0	DAC0 Low	page 101
DACICN	0xD2	1	DAC1 Control	page 101
DAC1H	0xD4	1	DAC1 High Byte	page 104
DACIL	0xD3	1	DAC1 Low Byte	page 103
DPH	0x83	_	Data Pointer High	page 105
DPL	0x83	-	Data Pointer Low	page 140
EIE1	0x82	-	Extended Interrupt Enable 1	page 148
EIE2	0xE0	-	Extended Interrupt Enable 1 Extended Interrupt Enable 2	page 149
EIP1	0xE7	-	Extended Interrupt Priority 1	page 149
EIP2	0xF7	All Pages	Extended Interrupt Priority 2	page 150
EMI0CF	0x17 0xA3	0	EMIF Configuration	page 151
EMIOCI EMIOCN	0xA3 0xA2	0	External Memory Interface Control	page 175
EMIOCN	0xA2 0xA1	0	EMIF Timing Control	page 175 page 180
FLACL		0 F	FLASH Access Limit	
	0xB7			page 171
FLSCL	0xB7	0	FLASH Scale	page 171
HVA0CN	0xD6	0	High Voltage Differential Amp Control	page 47*, page 69**
IE	0xA8	All Pages	Interrupt Enable	page 146

DS005-1.2MAY03 © 2003 Cygnal Integrated Products. Inc. www.DataSheet4U.com



C8051F040/1/2/3

Table 12.3. Special Function Registers

SFR's are listed in alphabetical order. All undefined SFR locations are reserved.

Register	Address	SFR Page	Description	Page No.
IP	0xB8	All Pages	· ·	page 147
OSCICL	0x8B	F	Internal Oscillator Calibration	page 162
OSCICN	0x8A	F	Internal Oscillator Control	page 162
OSCXCN	0x8C	F	External Oscillator Control	page 164
P0	0x80	All Pages	Port 0 Latch	page 203
P0MDOUT	0xA4	F	Port 0 Output Mode Configuration	page 203
P1	0x90	All Pages	Port 1 Latch	page 204
P1MDIN	0xAD	F	Port 1 Input Mode Configuration	page 204
P1MDOUT	0xA5	F	Port 1 Output Mode Configuration	page 205
P2	0xA0	All Pages	Port 2 Latch	page 205
P2MDIN	0xAE	F	Port 2 Input Mode Configuration	page 206
P2MDOUT	0xA6	F	Port 2 Output Mode Configuration	page 206
P3	0xB0	All Pages	Port 3 Latch	page 207
P3MDIN	0xAF	F	Port 3 Input Mode Configuration	page 207
P3MDOUT	0xA7	F	Port 3 Output Mode Configuration	page 208
†P4	0xC8	F	Port 4 Latch	page 210†
†P4MDOUT	0x9C	F	Port 4 Output Mode Configuration	page 210
†P5	0xD8	F	Port 5 Latch	page 211†
†P5MDOUT	0x9D	F	Port 5 Output Mode Configuration	page 211
†P6	0xE8	F	Port 6 Latch	page 212†
†P6MDOUT	0x9E	F	Port 6 Output Mode Configuration	page 212
†P7	0xF8	F	Port 7 Latch	page 213†
†P7MDOUT	0x9F	F	Port 7 Output Mode Configuration	page 213
PCA0CN	0xD8	0	PCA Control	page 296
PCA0CPH0	0xFC	0	PCA Capture 0 High	page 300
PCA0CPH1	0xFE	0	PCA Capture 1 High	page 300
PCA0CPH2	0xEA	0	PCA Capture 2 High	page 300
PCA0CPH3	0xEC	0	PCA Capture 3 High	page 300
PCA0CPH4	0xEE	0	PCA Capture 4 High	page 300
PCA0CPH5	0xE2	0	PCA Capture 5 High	page 300
PCA0CPL0	0xFB	0	PCA Capture 0 Low	page 300
PCA0CPL1	0xFD	0	PCA Capture 1 Low	page 300
PCA0CPL2	0xE9	0	PCA Capture 2 Low	page 300
PCA0CPL3	0xEB	0	PCA Capture 3 Low	page 300
PCA0CPL4	0xED	0	PCA Capture 4 Low	page 300
PCA0CPL5	0xE1	0	PCA Capture 5 Low	page 300
PCA0CPM0	0xDA	0	PCA Module 0 Mode Register	page 298
PCA0CPM1	0xDB	0	PCA Module 1 Mode Register	page 298
PCA0CPM2	0xDC	0	PCA Module 2 Mode Register	page 298
PCA0CPM3	0xDD	0	PCA Module 3 Mode Register	page 298
PCA0CPM4	0xDE	0	PCA Module 4 Mode Register	page 298
PCA0CPM5	0xDF	0	PCA Module 5 Mode Register	page 298
РСАОН	0xFA	0	PCA Counter High	page 299
PCA0L	0xF9	0	PCA Counter Low	page 299





Table 12.3. Special Function Registers

SFR's are listed in alphabetical order. All undefined SFR locations are reserved.

Register	Address	SFR Page	Description	Page No.
PCA0MD	0xD9	0	PCA Mode	page 297
PCON	0x87	All Pages	Power Control	page 153
PSCTL	0x8F	0	Program Store R/W Control	page 172
PSW	0xD0	All Pages	Program Status Word	page 141
RCAP2H	0xCB	0	Timer/Counter 2 Capture/Reload High	page 285
RCAP2L	0xCA	0	Timer/Counter 2 Capture/Reload Low	page 285
RCAP3H	0xCB	1	Timer/Counter 3 Capture/Reload High	page 285
RCAP3L	0xCA	1	Timer/Counter 3 Capture/Reload Low	page 285
RCAP4H	0xCB	2	Timer/Counter 4 Capture/Reload High	page 285
RCAP4L	0xCA	2	Timer/Counter 4 Capture/Reload Low	page 285
REF0CN	0xD1	0	Programmable Voltage Reference Control	page 108†, page 110††
RSTSRC	0xEF	0	Reset Source Register	page 159
SADDR0	0xA9	0	UART 0 Slave Address	page 260
SADEN0	0xB9	0	UART 0 Slave Address Enable	page 260
SBUF0	0x99	0	UART 0 Data Buffer	page 260
SBUF1	0x99	1	UART 1 Data Buffer	page 267
SCON0	0x98	0	UART 0 Control	page 258
SCON1	0x98	1	UART 1 Control	page 266
SFRPAGE	0x84	All Pages	SFR Page Register	page 132
SFRPGCN	0x96	F	SFR Page Control Register	page 132
SFRNEXT	0x85		SFR Next Page Stack Access Register	page 133
SFRLAST	0x86	All Pages	SFR Last Page Stack Access Register	page 133
SMB0ADR	0xC3	0	SMBus Slave Address	page 236
SMB0CN	0xC0	0	SMBus Control	page 234
SMB0CR	0xCF	0	SMBus Clock Rate	page 235
SMB0DAT	0xC2	0	SMBus Data	page 236
SMB0STA	0xC1	0	SMBus Status	page 237
SP	0x81	All Pages	Stack Pointer	page 140
SPI0CFG	0x9A	0	SPI Configuration	page 247
SPI0CKR	0x9D	0	SPI Clock Rate Control	page 249
SPI0CN	0xF8	0	SPI Control	page 248
SPI0DAT	0x9B	0	SPI Data	page 250
SSTA0	0x91	0	UART0 Status and Clock Selection	page 259
TCON	0x88	0	Timer/Counter Control	page 275
TH0	0x8C	0	Timer/Counter 0 High	page 278
TH1	0x8D	0	Timer/Counter 1 High	page 278
TL0	0x8A	0	Timer/Counter 0 Low	page 278
TL1	0x8B	0	Timer/Counter 1 Low	page 278
TMOD	0x89	0	Timer/Counter Mode	page 276
TMR2CF	0xC9	0	Timer/Counter 2 Configuration	page 284
TMR2CN	0xC8	0	Timer/Counter 2 Control	page 283
TMR2H	0xCD	0	Timer/Counter 2 High	page 286
TMR2L	0xCC	0	Timer/Counter 2 Low	page 285
TMR3CF	0xC9	1	Timer/Counter 3 Configuration	page 284

DS005-1.2MAY03 © 2003 Cygnal Integrated Products, Inc. www.DataSheet4U.com



C8051F040/1/2/3

Table 12.3. Special Function Registers

SFR's are listed in alphabetical order. All undefined SFR locations are reserved.

Register	Address	SFR Page	Description	Page No.
TMR3CN	0xC8	1	Timer 3 Control	page 283
TMR3H	0xCD	1	Timer/Counter 3 High	page 286
TMR3L	0xCC	1	Timer/Counter 3 Low	page 285
TMR4CF	0xC9	2	Timer/Counter 4 Configuration	page 284
TMR4CN	0xC8	2	Timer/Counter 4 Control	page 283
TMR4H	0xCD	2	Timer/Counter 4 High	page 286
TMR4L	0xCC	2	Timer/Counter 4 Low	page 285
WDTCN	0xFF	All Pages	Watchdog Timer Control	page 158
XBR0	0xE1	F	Port I/O Crossbar Control 0	page 199
XBR1	0xE2	F	Port I/O Crossbar Control 1	page 200
XBR2	0xE3	F	Port I/O Crossbar Control 2	page 201
XBR3	0xE4	F	Port I/O Crossbar Control 3	page 202
0x97, 0xA2, 0x 0xCE, 0xDF	xB3, 0xB4,		Reserved	

* Refers to a register in the C8051F040 only.

** Refers to a register in the C8051F040 only.

† Refers to a register in the C8051F040/F042 only.

†† Refers to a register in the C8051F041/F043 only.

C8051F040/1/2/3



12.2.7. Register Descriptions

Following are descriptions of SFRs related to the operation of the CIP-51 System Controller. Reserved bits should not be set to logic l. Future product versions may use these bits to implement new features in which case the reset value of the bit will be logic 0, selecting the feature's default state. Detailed descriptions of the remaining SFRs are included in the sections of the datasheet associated with their corresponding system function.






Figure 12.14. DPL: Data Pointer Low Byte





Figure 12.15. DPH: Data Pointer High Byte





C8051F040/1/2/3

Figure 12.16. PSW: Program Status Word

R/V		R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
CY	AC AC	F0	RS1	RS0	OV	F1	PARITY	0000000
Bit	7 Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit Addressable
							SFR Address SFR Page	: 0xD0 : All Pages
Bit7:	CY: Carry l	Flag.						
.com			last arithmetic o y all other arithr			arry (addition	n) or a borro	w (subtrac-
Bit6:	AC: Auxili	ary Carry Fla	ng	•				
			last arithmetic o					orrow from
Bit5:	(subtraction F0: User Fl		der nibble. It is	cleared to (by all othe	r arithmetic	operations.	
Dit.J.		0	, general purpos	e flag for u	se under so	ftware contro	ol.	
Bits4-3		Register Ban						
	These bits s	select which	register bank is	used during	g register ac	cesses.		
	RS1	RS0	Register Bank	Add	ress			
	0	0	0	0x00 -	0x07			
	0	1	1	0x08 -				
	1	0	2	0x10 -				
	1	1	3	0x18 -	0x1F			
Bit2:	OV: Overfl	ow Flag.						
	This bit is s	et to 1 under	the following c					
			or SUBB instruct					
			results in an ove auses a divide-b	· · · · · · · · · · · · · · · · · · ·	0	than 255).		
			0 by the ADD,			and DIV inst	ructions in al	l other cas
	F1: User Fl		, , , , , , , , , , , , , , , , , , ,	-,	, - ,			
Bit1:			general nurnos	e flag for u	ise under so	ftware contro	ol.	
			, general pulpos		se under so			
Bit1: Bit0:	PARITY: P	arity Flag.	sum of the eight	1.4 . 1			1 1.04	

C8051F040/1/2/3



Figure 12.17. ACC: Accumulator

	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
	ACC.7	ACC.6	ACC.5	ACC.4	ACC.3	ACC.2	ACC.1	ACC.0	00000000
	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit Addressable
								SFR Address:	0xE0
								SFR Page:	All Pages
U.c	Bits7-0:	ACC: Accum This register i		ulator for ari	thmetic opera	ations.			

R/W B.7	R/W B.6	R/W B.5	R/W B.4	R/W B.3	R/W B.2	R/W B.1	R/W B.0	Reset Value 00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit Addressable
Bits Bits Bits Bits Bits Bits Bits Bits								

Figure 12.18. B: B Register

12.3. Interrupt Handler

The CIP-51 includes an extended interrupt system supporting a total of 20 interrupt sources with two priority levels. The allocation of interrupt sources between on-chip peripherals and external inputs pins varies according to the specific version of the device. Each interrupt source has one or more associated interrupt-pending flag(s) located in an SFR. When a peripheral or external source meets a valid interrupt condition, the associated interrupt-pending flag is set to logic 1.

If interrupts are enabled for the source, an interrupt request is generated when the interrupt-pending flag is set. As soon as execution of the current instruction is complete, the CPU generates an LCALL to a predetermined address to begin execution of an interrupt service routine (ISR). Each ISR must end with an RETI instruction, which returns program execution to the next instruction that would have been executed if the interrupt request had not occurred. If interrupts are not enabled, the interrupt-pending flag is ignored by the hardware and program execution continues as normal. (The interrupt-pending flag is set to logic 1 regardless of the interrupt's enable/disable state.)

Each interrupt source can be individually enabled or disabled through the use of an associated interrupt enable bit in an SFR (IE-EIE2). However, interrupts must first be globally enabled by setting the EA bit (IE.7) to logic 1 before the individual interrupt enables are recognized. Setting the EA bit to logic 0 disables all interrupt sources regardless of the individual interrupt-enable settings.

Some interrupt-pending flags are automatically cleared by the hardware when the CPU vectors to the ISR. However, most are not cleared by the hardware and must be cleared by software before returning from the ISR. If an interrupt-



pending flag remains set after the CPU completes the return-from-interrupt (RETI) instruction, a new interrupt request will be generated immediately and the CPU will re-enter the ISR after the completion of the next instruction.

12.3.1. MCU Interrupt Sources and Vectors

The MCUs support 20 interrupt sources. Software can simulate an interrupt event by setting any interrupt-pending flag to logic 1. If interrupts are enabled for the flag, an interrupt request will be generated and the CPU will vector to the ISR address associated with the interrupt-pending flag. MCU interrupt sources, associated vector addresses, priority order and control bits are summarized in Table 12.4. Refer to the datasheet section associated with a particular on-chip peripheral for information regarding valid interrupt conditions for the peripheral and the behavior of its interrupt-pending flag(s).

12.3.2. External Interrupts

The external interrupt sources (/INT0 and /INT1) are configurable as active-low level-sensitive or active-low edgesensitive inputs depending on the setting of bits IT0 (TCON.0) and IT1 (TCON.2). IE0 (TCON.1) and IE1 (TCON.3) serve as the interrupt-pending flag for the /INT0 and /INT1 external interrupts, respectively. If an /INT0 or /INT1 external interrupt is configured as edge-sensitive, the corresponding interrupt-pending flag is automatically cleared by the hardware when the CPU vectors to the ISR. When configured as level sensitive, the interrupt-pending flag follows the state of the external interrupt's input pin. The external interrupt source must hold the input active until the interrupt request is recognized. It must then deactivate the interrupt request before execution of the ISR completes or another interrupt request will be generated.





Table 12.4. Interrupt Summary

Interrupt Source	Interrupt Vector	Priority Order	Pending Flag	Bit addressable?	Cleared by HW?	Enable Flag	Priority Control
Reset	0x0000	Тор	None	N/A	N/A	Always Enabled	Always Highest
External Interrupt 0 (/INT0)	0x0003	0	IE0 (TCON.1)	Y	Y	EX0 (IE.0)	PX0 (IP.0)
Timer 0 Overflow	0x000B	1	TF0 (TCON.5)	Y	Y	ET0 (IE.1)	PT0 (IP.1)
External Interrupt 1 (/INT1)	0x0013	2	IE1 (TCON.3)	Y	Y	EX1 (IE.2)	PX1 (IP.2)
Timer 1 Overflow	0x001B	3	TF1 (TCON.7)	Y	Y	ET1 (IE.3)	PT1 (IP.3)
UART0	0x0023	4	RI0 (SCON0.0) TI0 (SCON0.1)	Y		ES0 (IE.4)	PS0 (IP.4)
Timer 2	0x002B	5	TF2 (T2CON.7)	Y		ET2 (IE.5)	PT2 (IP.5)
Serial Peripheral Interface	0x0033	6	SPIF (SPI0CN.7) WCOL (SPI0CN.6) MODF (SPI0CN.5) RXOVRN (SPI0CN.4)	Y		ESPI0 (EIE1.0)	PSPI0 (EIP1.0)
SMBus Interface	0x003B	7	SI (SMB0CN.3)	Y		ESMB0 (EIE1.1)	PSMB0 (EIP1.1)
ADC0 Window Comparator	0x0043	8	ADWINT (ADC0CN.2)	Y		EWADC0 (EIE1.2)	PWADC0 (EIP1.2)
Programmable Counter Array	0x004B	9	CF (PCA0CN.7) CCFn (PCA0CN.n)	Y		EPCA0 (EIE1.3)	PPCA0 (EIP1.3)
Comparator 0	0x0053	10	CP0FIF/CP0RIF (CPT0CN.4/.5)			CP0IE (EIE1.4)	PCP0 (EIP1.4)
Comparator 1	0x005B	11	CP1FIF/CP1RIF (CPT1CN.4/.5)			CP1IE (EIE1.5)	PCP1 (EIP1.5)
Comparator 2	0x0063	12	CP2FIF/CP2RIF (CPT2CN.4/.5)			CP2IE (EIE1.6)	PCP2 (EIP1.6)
Timer 3	0x0073	14	TF3 (TMR3CN.7)			ET3 (EIE2.0)	PT3 (EIP2.0)
ADC0 End of Conversion	0x007B	15	ADC0INT (ADC0CN.5)	Y		EADC0 (EIE2.1)	PADC0 (EIP2.1)
Timer 4	0x0083	16	TF4 (T4CON.7)			ET4 (EIE2.2)	PT4 (EIP2.2)
ADC2 Window Comparator	0x0093	17	AD2WINT (ADC2CN.0)			EWADC2 (EIE2.3)	PWADC2 (EIP2.3)
ADC2 End of Conversion	0x008B	18	ADC2INT (ADC1CN.5)			EADC1 (EIE2.3)	PADC1 (EIP2.3)
CAN Interrupt	0x009B	19	CAN0CN.7		Y	ECAN0 (EIE2.5)	PCAN0 (EIP2.5)
UART1	0x00A3	20	RI1 (SCON1.0) TI1 (SCON1.1)			ES1	PS1



C8051F040/1/2/3

12.3.3. Interrupt Priorities

Each interrupt source can be individually programmed to one of two priority levels: low or high. A low priority interrupt service routine can be preempted by a high priority interrupt. A high priority interrupt cannot be preempted. Each interrupt has an associated interrupt priority bit in an SFR (IP-EIP2) used to configure its priority level. Low priority is the default. If two interrupts are recognized simultaneously, the interrupt with the higher priority is serviced first. If both interrupts have the same priority level, a fixed priority order is used to arbitrate, given in Table 12.4.

12.3.4. Interrupt Latency

Interrupt response time depends on the state of the CPU when the interrupt occurs. Pending interrupts are sampled and priority decoded each system clock cycle. Therefore, the fastest possible response time is 5 system clock cycles: clock cycle to detect the interrupt and 4 clock cycles to complete the LCALL to the ISR. If an interrupt is pending when a RETI is executed, a single instruction is executed before an LCALL is made to service the pending interrupt. Therefore, the maximum response time for an interrupt (when no other interrupt is currently being serviced or the new interrupt is of greater priority) occurs when the CPU is performing an RETI instruction followed by a DIV as the next instruction. In this case, the response time is 18 system clock cycles: 1 clock cycles to execute the LCALL to the ISR. If the CPU is executing an ISR for an interrupt with equal or higher priority, the new interrupt will not be serviced until the current ISR completes, including the RETI and following instruction. C8051F040/1/2/3



12.3.5. Interrupt Register Descriptions

The SFRs used to enable the interrupt sources and set their priority level are described below. Refer to the datasheet section associated with a particular on-chip peripheral for information regarding valid interrupt conditions for the peripheral and the behavior of its interrupt-pending flag(s).

Figure 12.19. IE: Interrupt Enable

	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value		
	EA	IEGF0	ET2	ES0	ET1	EX1	ET0	EX0	00000000		
et4U.co	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit Addressable		
								SFR Addres SFR Pag	s: 0xA8 e: All Pages		
	Bit7:	EA: Enable A									
		This bit globa			terrupts. It c	overrides the	individual in	nterrupt mas	sk settings.		
		0: Disable all	-								
	DISC	1: Enable each			s individual	mask setting	g.				
	Bit6:	IEGF0: Gener			1 0						
	D'/ 5	This is a gene	1 1	0	nder softwa	re control.					
	Bit5:	ET2: Enabler Timer 2 Interrupt. This bit sets the masking of the Timer 2 interrupt.									
			-		2 interrupt.						
		0: Disable Tin			(1. TE2.)	۹					
	Bit4:	1: Enable inter			by the TF2 I	lag.					
	DII4:	ES0: Enable UART0 Interrupt. This bit sets the masking of the UART0 interrupt.									
		0: Disable UART0 interrupt.									
	Bit3:	1: Enable UART0 interrupt.									
	DID.	ET1: Enable Timer 1 Interrupt. This bit sets the masking of the Timer 1 interrupt.									
		0: Disable all Timer 1 interrupt.									
		1: Enable interrupt requests generated by the TF1 flag.									
	Bit2:	EX1: Enable External Interrupt 1.									
	21121	This bit sets the masking of external interrupt 1.									
		0: Disable external interrupt 1.									
		1: Enable interrupt requests generated by the /INT1 pin.									
	Bit1:	ET0: Enable 7			5	1					
		This bit sets th			0 interrupt.						
		0: Disable all			1						
		1: Enable inte	rrupt request	ts generated	by the TF0 f	lag.					
	Bit0:	EX0: Enable l			-	-					
		This bit sets the	ne masking o	of external in	terrupt 0.						
		0: Disable ext	ernal interru	pt 0.							
		1: Enable inte	rrunt reques	ts generated	hy the /INT() nin					



C8051F040/1/2/3

Figure 12.20. IP: Interrupt Priority

R/W	R/W	R/W PT2	R/W PS0	R/W PT1	R/W PX1	R/W PT0	R/W PX0	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit Addressable
							SFR Address: SFR Page	0xB8 : All Pages
Bits7-6:	UNUSED. Re	ad = 11b, W	rite = don't d	care.				
Bit5:	PT2: Timer 2	Interrupt Pri-	ority Contro	1.				
	This bit sets the	ne priority of	the Timer 2	interrupt.				
	0: Timer 2 int				ority order.			
	1: Timer 2 int							
Bit4:	PS0: UART0							
	This bit sets the	1 V		1				
	0: UART0 int	1 1	•	v 1	ority order.			
	1: UART0 int							
Bit3:	PT1: Timer 1							
	This bit sets the	1 V		-				
	0: Timer 1 int				ority order.			
	1: Timer 1 int							
Bit2:	PX1: External	-			•			
	This bit sets the	1 V		-	-			
	0: External In	1 1	•	* 1	oriority order			
D'(1	1: External In	1	01	•				
Bit1:	PT0: Timer 0	-						
	This bit sets the	1 V		-				
	0: Timer 0 int	1 1	•	v 1	ority order.			
Bit0:	1: Timer 0 int	-	U 1 I					
BIIU:	PX0: External This bit sets the	-	•		intormunt			
	0: External In	1 V		1	1			
	0. External III	ionupi o pric				•		

C8051F040/1/2/3



Figure	12.21.	EIE1:	Extended	Interrupt	Enable 1

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
	CP2IE	CP1IE	CP0IE	EPCA0	EWADC0	ESMB0	ESPI0	0000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	-
							SFR Address:	
							SFR Page:	All Pages
Bit7:	Reserved. Rea	d = 0b. Writ	e = don't ca	re.				
Bit6:	CP2IE: Enable	· · · · ·						
	This bit sets th							
	0: Disable CP	-						
	1: Enable inte		s generated	by the CP2II	F flag.			
Bit6:	CP1IE: Enable				0			
	This bit sets th	-	· /					
	0: Disable CP			1				
	1: Enable inte	1	s generated	by the CP1II	F flag.			
Bit6:	CP0IE: Enable				C			
	This bit sets th	-	· · · ·	-				
	0: Disable CP	-		1				
	1: Enable inte	rrupt request	s generated	by the CP0II	F flag.			
Bit3:	EPCA0: Enab	le Programn	nable Counte	er Array (PC	A0) Interrupt			
	This bit sets th	ne masking o	of the PCA0	interrupts.	, -			
	0: Disable all	PCA0 interr	upts.	-				
	1: Enable inte	rrupt request	s generated	by PCA0.				
Bit2:	EWADC0: En	able Window	v Compariso	on ADC0 Int	errupt.			
	This bit sets the	ne masking o	of ADC0 Wi	ndow Compa	arison interru	pt.		
	0: Disable AD	C0 Window	Comparison	n Interrupt.	-	-		
	1: Enable Inte	rrupt reques	ts generated	by ADC0 W	indow Comp	arisons.		
Bit1:	ESMB0: Enab	ole System N	lanagement	Bus (SMBus	s0) Interrupt.			
	This bit sets the	ne masking o	of the SMBu	s interrupt.				
	0: Disable all	SMBus inter	rupts.	_				
	1: Enable inte			by the SI fla	g.			
Bit0:	ESPI0: Enable	e Serial Perij	oheral Interf	ace (SPI0) Ir	nterrupt.			
	This bit sets th	ne masking o	of SPI0 inter	rupt.				
	0: Disable all							
	1. Enable Inte	rrunt reques	ts generated	by the SPI0	flag			



C8051F040/1/2/3

Figure 12.22. EIE2: Extended Interrupt Enable 2

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value			
-	ES1	ECAN0	EWADC2	EADC2	ET4	EADC0	ET3	0000000			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0				
							SFR Address				
							SFR Page	: All Pages			
Bit7:	Reserved										
Bit6:	ES1: Enable	UART1 Inter	rupt.								
	This bit sets t		-	1 interrupt.							
	0: Disable UA	-									
	1: Enable UA		•								
Bit5:	ECAN0: Enal			rupt.							
	This bit sets t				errupt.						
	0: Disable CA				r						
	1: Enable inte		-	by the CAN (Controller.						
Bit4:	EADC2: Enal										
•	This bit sets t			1		rupt.					
	0: Disable AI					L					
					End of Cor	version Inte	rrupt.				
Bit3:	1: Enable interrupt requests generated by the ADC2 End of Conversion Interrupt. EWADC2: Enable Window Comparison ADC1 Interrupt.										
	This bit sets t					ipt.					
	0: Disable AI	0		-		-F					
	1: Enable Inte				ndow Com	parisons.					
Bit2:	ET4: Enable		-								
	This bit sets t			4 interrupt.							
	0: Disable Tir										
	1: Enable inte		L	by the TF4 fl	ag.						
Bit1:	EADC0: Enal										
	This bit sets t			1		rupt.					
	0: Disable AI										
	1: Enable inte		1		Conversion	1 Interrupt.					
Bit0:	ET3: Enable										
	This bit sets t			3 interrupt.							
	0: Disable all										
	1: Enable inte			by the TF3 fl	ag.						
		r inte	<u> </u>		0						

C8051F040/1/2/3



Figure 12.23.	EIP1:	Extended	Interrupt	Priority 1

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value				
-	PCP2	PCP1	PCP0	PPCA0	PWADC0	PSMB0	PSPI0	00000000				
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0					
							SFR Address SFR Page	: 0xF6 :: All Pages				
Bit7:	Reserved.											
Bit6:	PCP2: Compa	arator2 (CP2) Interrupt P	riority Contr	ol.							
l.com	This bit sets the	he priority o	f the CP2 int	errupt.								
	0: CP2 interrupt set to low priority level.											
	1: CP2 interru	pt set to hig	h priority lev	vel.								
Bit5:	PCP1: Compa	arator1 (CP1) Interrupt P	riority Contr	ol.							
	This bit sets the priority of the CP1 interrupt.											
	0: CP1 interru	0: CP1 interrupt set to low priority level.										
	1: CP1 interrupt set to high priority level.											
Bit4:	PCP0: Compa	arator0 (CP0) Interrupt P	riority Contr	ol.							
	This bit sets the											
	0: CP0 interru	0: CP0 interrupt set to low priority level.										
	1: CP0 interru	pt set to hig	h priority lev	vel.								
Bit3:	PPCA0: Prog				errupt Priorit	y Control.						
	This bit sets the priority of the PCA0 interrupt.											
	0: PCA0 interrupt set to low priority level.											
	1: PCA0 interrupt set to high priority level.											
Bit2:	PWADC0: AI	DC0 Windov	v Comparato	or Interrupt F	riority Contr	ol.						
	This bit sets the priority of the ADC0 Window interrupt.											
	0: ADC0 Win	dow interru	pt set to low	priority leve	1.							
	1: ADC0 Win											
Bit1:	PSMB0: Syst	em Manager	nent Bus (Sl	MBus0) Inter	rrupt Priority	Control.						
	This bit sets the	he priority o	f the SMBus	0 interrupt.								
	0: SMBus inte	errupt set to	low priority	level.								
	1: SMBus inte	errupt set to	high priority	level.								
Bit0:	PSPI0: Serial				Priority Cont	trol.						
	This bit sets the	-		· •	-							
	0: SPI0 interr											
1	1: SPI0 interr	*	1 *									



C8051F040/1/2/3

Figure 12.24. EIP2: Extended Interrupt Priority 2

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value					
-	EP1	PX7	PADC2	PWADC2	PT4	PADC0	PT3	00000000					
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0						
							SFR Address	s: 0xF7 e: All Pages					
							SERTAG	e. All I ages					
Bit7:	Reserved.												
Bit6:	EP1: UART1	Interrupt Pr	iority Contro	ol.									
	This bit sets the	he priority c	f the UART	l interrupt.									
	0: UART1 int	errupt set to	low priority	•									
	1: UART1 int	errupt set to	high priorit	у.									
Bit5:	PCAN0: CAN	V Interrupt P	riority Cont	rol.									
	This bit sets the												
	0: CAN Interr												
		1: CAN Interrupt set to high priority level.											
Bit4:				terrupt Priorit	•								
	This bit sets the priority of the ADC2 End of Conversion interrupt. 0: ADC2 End of Conversion interrupt set to low priority.												
				set to low price									
Bit3:			-	or Interrupt Pri	iority Contr	ol.							
	0: ADC2 Win		1	1 V									
	1: ADC2 Win												
Bit2:	PT4: Timer 4												
	This bit sets the priority of the Timer 4 interrupt.												
	0: Timer 4 interrupt set to low priority.												
	1: Timer 4 int												
Bit1:				rrupt Priority									
				End of Conve		upt.							
				set to low price									
Dia			-	set to high pri	ority level.								
Bit0:	PT3: Timer 3												
	This bit sets the	1 *		-									
			•	ed by default p	riority orde	r.							
	1. Timer 3 int	errunt set to	high priorit										

C8051F040/1/2/3



12.6. Power Management Modes

The CIP-51 core has two software programmable power management modes: Idle and Stop. Idle mode halts the CPU while leaving the external peripherals and internal clocks active. In Stop mode, the CPU is halted, all interrupts and timers (except the Missing Clock Detector) are inactive, and the internal oscillator is stopped. Since clocks are running in Idle mode, power consumption is dependent upon the system clock frequency and the number of peripherals left in active mode before entering Idle. Stop mode consumes the least power. Figure 12.25 describes the Power Control Register (PCON) used to control the CIP-51's power management modes.

Although the CIP-51 has Idle and Stop modes built in (as with any standard 8051 architecture), power management of the entire MCU is better accomplished by enabling/disabling individual peripherals as needed. Each analog peripheral can be disabled when not in use and put into low power mode. Digital peripherals, such as timers or serial buses, draw little power whenever they are not in use. Turning off the oscillator saves even more power, but requires a reset to restart the MCU.

12.6.1. Idle Mode

Setting the Idle Mode Select bit (PCON.0) causes the CIP-51 to halt the CPU and enter Idle mode as soon as the instruction that sets the bit completes. All internal registers and memory maintain their original data. All analog and digital peripherals can remain active during Idle mode.

Idle mode is terminated when an enabled interrupt or /RST is asserted. The assertion of an enabled interrupt will cause the Idle Mode Selection bit (PCON.0) to be cleared and the CPU to resume operation. The pending interrupt will be serviced and the next instruction to be executed after the return from interrupt (RETI) will be the instruction immediately following the one that set the Idle Mode Select bit. If Idle mode is terminated by an internal or external reset, the CIP-51 performs a normal reset sequence and begins program execution at address 0x0000.

If enabled, the WDT will eventually cause an internal watchdog reset and thereby terminate the Idle mode. This feature protects the system from an unintended permanent shutdown in the event of an inadvertent write to the PCON register. If this behavior is not desired, the WDT may be disabled by software prior to entering the Idle mode if the WDT was initially configured to allow this operation. This provides the opportunity for additional power savings, allowing the system to remain in the Idle mode indefinitely, waiting for an external stimulus to wake up the system. Refer to Section 13.7 for more information on the use and configuration of the WDT.

12.6.2. Stop Mode


Setting the Stop Mode Select bit (PCON.1) causes the CIP-51 to enter Stop mode as soon as the instruction that sets the bit completes. In Stop mode, the CPU and internal oscillators are stopped, effectively shutting down all digital peripherals. Each analog peripheral must be shut down individually prior to entering Stop Mode. Stop mode can only be terminated by an internal or external reset. On reset, the CIP-51 performs the normal reset sequence and begins program execution at address 0x0000.

If enabled, the Missing Clock Detector will cause an internal reset and thereby terminate the Stop mode. The Missing Clock Detector should be disabled if the CPU is to be put to sleep for longer than the MCD timeout of $100 \,\mu s$.



C8051F040/1/2/3

Figure 12.25. PCON: Power Control







Notes

www.DataSheet4U.com

DS005-1.2MAY03 © 2003 Cygnal Integrated Products, Inc. www.DataSheet4U.com



C8051F040/1/2/3

13. RESET SOURCES

Reset circuitry allows the controller to be easily placed in a predefined default condition. On entry to this reset state, the following occur:

- CIP-51 halts program execution
- Special Function Registers (SFRs) are initialized to their defined reset values
- External port pins are forced to a known state
- Interrupts and timers are disabled.

All SFRs are reset to the predefined values noted in the SFR detailed descriptions. The contents of internal data memory are unaffected during a reset; any previously stored data is preserved. However, since the stack pointer SFR is reset, the stack is effectively lost even though the data on the stack are not altered.

The I/O port latches are reset to 0xFF (all logic 1's), activating internal weak pull-ups which take the external I/O pins to a high state. For VDD Monitor resets, the /RST pin is driven low until the end of the VDD reset timeout.

On exit from the reset state, the program counter (PC) is reset, and the system clock defaults to the internal oscillator running at its lowest frequency. Refer to Section "14. OSCILLATORS" on page 161 for information on selecting and configuring the system clock source. The Watchdog Timer is enabled using its longest timeout interval (see Section "13.7. Watchdog Timer Reset" on page 157). Once the system clock source is stable, program execution begins at location 0x0000.

There are seven sources for putting the MCU into the reset state: power-on, power-fail, external /RST pin, external CNVSTR0 signal, software command, Comparator0, Missing Clock Detector, and Watchdog Timer. Each reset source is described in the following sections.




Figure 13.1. Reset Sources


C8051F040/1/2/3



13.1. Power-on Reset

The C8051F040/1/2/3 family incorporates a power supply monitor that holds the MCU in the reset state until VDD rises above the V_{RST} level during power-up. See Figure 13.2 for timing diagram, and refer to Table 13.1 for the Electrical Characteristics of the power supply monitor circuit. The /RST pin is asserted low until the end of the 100 ms VDD Monitor timeout in order to allow the VDD supply to stabilize. The VDD Monitor reset is enabled and disabled using the external VDD monitor enable pin (MONEN).

On exit from a power-on reset, the PORSF flag (RSTSRC.1) is set by hardware to logic 1. All of the other reset flags in the RSTSRC Register are indeterminate. PORSF is cleared by all other resets. Since all resets cause program execution to begin at the same location (0x0000) software can read the PORSF flag to determine if a power-up was the cause of reset. The contents of internal data memory should be assumed to be undefined after a power-on reset.



13.2. Power-fail Reset

When a power-down transition or power irregularity causes VDD to drop below V_{RST} , the power supply monitor will drive the /RST pin low and return the CIP-51 to the reset state. When VDD returns to a level above VRST, the CIP-51 will leave the reset state in the same manner as that for the power-on reset (see Figure 13.2). Note that even though internal data memory contents are not altered by the power-fail reset, it is impossible to determine if VDD dropped below the level required for data retention. If the PORSF flag is set to logic 1, the data may no longer be valid.

13.3. External Reset

The external /RST pin provides a means for external circuitry to force the MCU into a reset state. Asserting the /RST pin low will cause the MCU to enter the reset state. It may be desirable to provide an external pull-up and/or decoupling of the /RST pin to avoid erroneous noise-induced resets. The MCU will remain in reset until at least 12 clock cycles after the active-low /RST signal is removed. The PINRSF flag (RSTSRC.0) is set on exit from an external reset.



13.4. Missing Clock Detector Reset

The Missing Clock Detector is essentially a one-shot circuit that is triggered by the MCU system clock. If the system clock goes away for more than 100 μ s, the one-shot will time out and generate a reset. After a Missing Clock Detector reset, the MCDRSF flag (RSTSRC.2) will be set, signifying the MSD as the reset source; otherwise, this bit reads '0'. The state of the /RST pin is unaffected by this reset. Setting the MCDRSF bit, RSTSRC.2 (see Section "14. OSCILLATORS" on page 161) enables the Missing Clock Detector.

13.5. Comparator0 Reset

Comparator0 can be configured as a reset input by writing a '1' to the CORSEF flag (RSTSRC.5). Comparator0 should be enabled using CPT0CN.7 (see Section "**11**. **COMPARATORS**" on page **111**) prior to writing to CORSEF to prevent any turn-on chatter on the output from generating an unwanted reset. The Comparator0 reset is active-low: if the non-inverting input voltage (CP0+ pin) is less than the inverting input voltage (CP0- pin), the MCU is put into the reset state. After a Comparator0 Reset, the CORSEF flag (RSTSRC.5) will read '1' signifying Comparator0 as the reset source; otherwise, this bit reads '0'. The state of the /RST pin is unaffected by this reset.

13.6. External CNVSTR0 Pin Reset

The external CNVSTR0 signal can be configured as a reset input by writing a '1' to the CNVRSEF flag (RSTSRC.6). The CNVSTR0 signal can appear on any of the P0, P1, P2 or P3 I/O pins as described in Section "17.1. Ports 0 through 3 and the Priority Crossbar Decoder" on page 190. Note that the Crossbar must be configured for the CNVSTR0 signal to be routed to the appropriate Port I/O. The Crossbar should be configured and enabled before the CNVRSEF is set. When configured as a reset, CNVSTR0 is active-low and level sensitive. After a CNVSTR0 reset, the CNVRSEF flag (RSTSRC.6) will read '1' signifying CNVSTR0 as the reset source; otherwise, this bit reads '0'. The state of the /RST pin is unaffected by this reset.

13.7. Watchdog Timer Reset

The MCU includes a programmable Watchdog Timer (WDT) running off the system clock. A WDT overflow will force the MCU into the reset state. To prevent the reset, the WDT must be restarted by application software before overflow. If the system experiences a software or hardware malfunction preventing the software from restarting the WDT, the WDT will overflow and cause a reset. This should prevent the system from running out of control.

Following a reset the WDT is automatically enabled and running with the default maximum time interval. If desired the WDT can be disabled by system software or locked on to prevent accidental disabling. Once locked, the WDT cannot be disabled until the next system reset. The state of the /RST pin is unaffected by this reset.

The WDT consists of a 21-bit timer running from the programmed system clock. The timer measures the period between specific writes to its control register. If this period exceeds the programmed limit, a WDT reset is generated. The WDT can be enabled and disabled as needed in software, or can be permanently enabled if desired. Watchdog features are controlled via the Watchdog Timer Control Register (WDTCN) shown in Figure 13.3.

13.7.1. Enable/Reset WDT

The watchdog timer is both enabled and reset by writing 0xA5 to the WDTCN register. The user's application software should include periodic writes of 0xA5 to WDTCN as needed to prevent a watchdog timer overflow. The WDT is enabled and reset as a result of any system reset.

13.7.2. Disable WDT

Writing 0xDE followed by 0xAD to the WDTCN register disables the WDT. The following code segment illustrates disabling the WDT:

C8051F040/1/2/3



CLR	EA	; disable all interrupts
MOV	WDTCN,#0DEh	; disable software watchdog timer
MOV	WDTCN,#0ADh	
SETB	EA	; re-enable interrupts

The writes of 0xDE and 0xAD must occur within 4 clock cycles of each other, or the disable operation is ignored. Interrupts should be disabled during this procedure to avoid delay between the two writes.

13.7.3. Disable WDT Lockout

Writing 0xFF to WDTCN locks out the disable feature. Once locked out, the disable operation is ignored until the next system reset. Writing 0xFF does not enable or reset the watchdog timer. Applications always intending to use the watchdog should write 0xFF to WDTCN in the initialization code.

13.7.4. Setting WDT Interval

WDTCN.[2:0] control the watchdog timeout interval. The interval is given by the following equation:

$$4^{3 + WDTCN[2-0]} \times T_{sysclk}$$
; where T_{sysclk} is the system clock period.

For a 3 MHz system clock, this provides an interval range of 0.021 ms to 349.5 ms. WDTCN.7 must be logic 0 when setting this interval. Reading WDTCN returns the programmed interval. WDTCN.[2:0] reads 111b after a system reset.

R/W R/W R/W R/W R/W R/W R/W R/W Reset Value xxxxx111 Bit7 Bit5 Bit4 Bit3 Bit2 Bit1 Bit6 Bit0 SFR Address: 0xFF SFR Page: All Pages Bits7-0: WDT Control Writing 0xA5 both enables and reloads the WDT. Writing 0xDE followed within 4 system clocks by 0xAD disables the WDT. Writing 0xFF locks out the disable feature. Bit4: Watchdog Status Bit (when Read) Reading the WDTCN.[4] bit indicates the Watchdog Timer Status. 0: WDT is inactive 1: WDT is active Bits2-0: Watchdog Timeout Interval Bits The WDTCN.[2:0] bits set the Watchdog Timeout Interval. When writing these bits, WDTCN.7 must be set to 0.

Figure 13.3. WDTCN: Watchdog Timer Control Register



C8051F040/1/2/3

Figure 13.4. RSTSRC: Reset Source Register

R	R/W	R/W	R/W	R	R/W	R	R/W	Reset Value		
-	CNVRS	SEF CORSEF	SWRSEF	WDTRSF	MCDRSF	PORSF	PINRSF	0000000		
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0			
							SFR Address			
							SFR Page:	0		
Bit7:	Reserved									
Bit6:	CNVRSE	EF: Convert Star	Reset Sourc	e Enable and	l Flag					
com		0: CNVSTR0 is			-					
		1: CNVSTR0 is		· · · · · · · · · · · · · · · · · · ·	·					
		0: Source of pric			0.					
		1: Source of pric								
Bit5:		Comparator0 R		-						
		0: Comparator0								
		1: Comparator0			,					
		0: Source of last		-	r0.					
D'4		1: Source of last		-						
Bit4:		Software Reset	Force and Fla	ig.						
	Write: 0: No effect.									
	 Forces an internal reset. /RST pin is not effected. Read: 0: Source of last reset was not a write to the SWRSF bit. 									
Bit3:	1: Source of last reset was a write to the SWRSF bit. WDTRSF: Watchdog Timer Reset Flag.									
DR9.	0: Source of last reset was not WDT timeout.									
		1: Source of last								
Bit2:		F: Missing Clock								
	Write: 0: Missing Clock Detector disabled.									
		1: Missing Clock			rs a reset if a	missing clo	ck condition	is detected		
		0: Source of last								
		1: Source of last		Aissing Cloc	k Detector tin	meout.				
Bit1:		Power-On Reset								
	Write: If the VDD monitor circuitry is enabled (by tying the MONEN pin to a logic high state), this									
	bit can be written to select or de-select the VDD monitor as a reset source.									
	0: De-select the VDD monitor as a reset source.									
	1: Select the VDD monitor as a reset source.									
	Important: At power-on, the VDD monitor is enabled/disabled using the external VDD monitor									
	enable pin (MONEN). The PORSF bit does not disable or enable the VDD monitor circuit. It simply selects the VDD monitor as a reset source.									
						u ha dua ta a		on react or		
		is bit is set when	-				-			
		nitor reset. In eit	ner case, uat	a memory sn	ould be colls			lowing the		
	reset.									
	0: Source of last reset was not a power-on or VDD monitor reset.1: Source of last reset was a power-on or VDD monitor reset.									
		hen this flag is i				determinat	e.			
Bit0:		HW Pin Reset I			. nu ₅ , are m	actor minat				
2		0: No effect.	0.							
		1: Forces a Powe	er-On Reset.	/RST is drive	en low.					
		D: Source of price								
		1: Source of pric								





Table 13.1. Reset Electrical Characteristics

-40°C to +85°C unless otherwise specified.

PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
/RST Output Low Voltage	$I_{OL} = 8.5 \text{ mA}, \text{VDD} = 2.7 \text{ V to } 3.6 \text{ V}$			0.6	V
/RST Input High Voltage		0.7 x			V
		VDD			
/RST Input Low Voltage				0.3 x	
				VDD	
/RST Input Leakage Current	/RST = 0.0 V		50		μΑ
VDD for /RST Output Valid		1.0			V
AV+ for /RST Output Valid		1.0			V
VDD POR Threshold (V _{RST})		2.40	2.55	2.70	V
Minimum /RST Low Time to		10			ns
Generate a System Reset					
Reset Time Delay	/RST rising edge after VDD crosses	80	100	120	ms
	V _{RST} threshold				
Missing Clock Detector Timeout	Time from last system clock to reset	100	220	500	μs
	initiation				

C8051F040/1/2/3

14. OSCILLATORS




Figure 14.1. Oscillator Diagram

14.1. Programmable Internal Oscillator

All C8051F040/1/2/3 devices include a programmable internal oscillator that defaults as the system clock after a system reset. The internal oscillator period can be programmed via the OSCICL register as defined by Figure 14.2, OSCICL is factory calibrated to obtain a 24.5 MHz frequency.

Electrical specifications for the precision internal oscillator are given in Table 14.1 on page 163. The programmed internal oscillator frequency must not exceed 25 MHz. Note that the system clock may be derived from the programmed internal oscillator divided by 1, 2, 4, or 8, as defined by the IFCN bits in register OSCICN.

C8051F040/1/2/3



Figure 14.2. OSCICL: Internal Oscillator Calibration Register




Figure 14.3. OSCICN: Internal Oscillator Control Register

R/W	R/W	R/W	R	R/W	R/W	R/W	R/W	Reset Value
IOSCEN	IFRDY -	-		-	IFCN1	IFCN0	11000000	
Bit7	Bit6	Bit6 Bit5 Bit4			Bit2	Bit1	Bit0	4
							SFR Address	
							SFR Page:	F
Bit7:	IOSCEN: Inte	rnal Ocailla	or Enable P	;+				
Dit/.	0: Internal Os			11.				
	1: Internal Os							
Bit6:	IFRDY: Intern			Doody Flog				
DIIO.					fraguenar			
	0: Internal Os							
D:4-5-2	1: Internal Os	cillator is ru	nning at prog	grammed free	quency.			
Bits5-2:	Reserved.	10 11	Б	G (1D				
Bits1-0:	IFCN1-0: Inte		-	•				
	00: SYSCLK				•			
	01: SYSCLK				•			
	10: SYSCLK				•			
	11: SYSCLK	derived fron	n Internal Os	cillator divid	led by 1.			



Table 14.1. Internal Oscillator Electrical Characteristics

-40°C to +85°C unless otherwise specified									
PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS				
Calibrated Internal Oscillator Frequency		24	24.5	25	MHz				
Internal Oscillator Supply Current (from VDD)	OSCICN.7 = 1		450		μA				


14.2. External Oscillator Drive Circuit

The external oscillator circuit may drive an external crystal, ceramic resonator, capacitor, or RC network. A CMOS clock may also provide a clock input. For a crystal or ceramic resonator configuration, the crystal/resonator must be wired across the XTAL1 and XTAL2 pins as shown in Option 1 of Figure 14.1. In RC, capacitor, or CMOS clock configuration, the clock source should be wired to the XTAL2 and/or XTAL1 pin(s) as shown in Option 2, 3, or 4 of Figure 14.1. The type of external oscillator must be selected in the OSCXCN register, and the frequency control bits (XFCN) must be selected appropriately (see Figure 14.5).

14.3. System Clock Selection

The CLKSL bit in register CLKSEL selects which oscillator is used as the system clock. CLKSL must be set to '1' for the system clock to run from the external oscillator; however the external oscillator may still clock peripherals (timers, PCA) when the internal oscillator is selected as the system clock. The system clock may be switched on-the-fly between the internal and external oscillator, so long as the selected oscillator is enabled and has settled. The internal oscillator requires little start-up time and may be enabled and selected as the system clock in the same write to OSCICN. External crystals and ceramic resonators typically require a start-up time before they are settled and ready for use as the system clock. The Crystal Valid Flag (XTLVLD in register OSCXCN) is set to '1' by hardware when the external oscillator is settled. To avoid reading a false XTLVLD, in crystal mode software should delay at least 1 ms between enabling the external oscillator and checking XTLVLD. RC and C modes typically require no startup time.

Figure 14.4. CLKSEL: Oscillator Clock Selection Register



C8051F040/1/2/3



Figure 14.5. OSCXCN: External Oscillator Control Register

	R	R/W	R/W	R/W	R	R/W	R/W	R/W	Reset Value	
	XTLVLD	XOSCMD2	XOSCMD1	XOSCMD0	-	XFCN2	XFCN1	XFCN0	00000000	
	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	_	
								SFR Address SFR Page		
	Bit7:			or Valid Flag.						
		(Read only w								
Sheet4U.c				ised or not yet						
	\mathbf{D}^{\prime}			ning and stabl						
	Bits6-4:	00x: External		scillator Mode	Bits.					
				k Mode (Exte	mal CMOS	Clock inpu	t on XTAL	1 nin)		
				k Mode (Exter					on XTAL1	
		pin).	01100 0100			Stuge (Line)		ere en inpar		
		1 /	scillator Mod	e with divide l	by 2 stage.					
		110: Crystal (-					
				de with divide						
	Bit3:			rite = don't cai						
	Bits2-0:			ator Frequency	y Control E	Bits.				
		000-111: see	table below:							
		XFCN	Crystal (X	OSCMD = 112	\mathbf{x} RC (2	XOSCMD =	10x) C	(XOSCMD =	= 10x)	
		000	$f \le 32 kHz$		f≤25	kHz	K Fa	actor = 0.87		
		001	$32 \text{kHz} < f \le$	84kHz	25kH	$z < f \le 50 kH$	lz K Fa	actor = 2.6		
		010	$84 \text{kHz} < f \le$			$z < f \le 100k$		actor = 7.7		
		011	225 kHz < f			$Hz < f \le 200$		actor = 22		
		100	590kHz < f			$Hz < f \le 400$		actor = 65		
		101	1.5MHz < f			$Hz < f \le 800$		actor = 180		
		110	$4MHz < f \le$			$Hz < f \le 1.6N$		actor = 664		
		111	10MHz < f	≤ 30MHz	1.6M	$Hz < f \le 3.2$	MHz K Fa	actor = 1590		
	CRYSTAI	· · · ·		ure 14.1, Opti- atch crystal fre	· ·	CMD = 11x)			
	RC MOD			, Option 2; X0 atch frequency		10x)				
		$f = 1.23(10^3)$								
		f = frequency		n in MHz						
		C = capacitor value in pF								
		R = Pull-up respectively.	esistor value	in kΩ						
	C MODE	(Circuit from	Figure 14.1	Option 3; XOS	SCMD = 10)v)				
	CHODE			the oscillation						
		f = KF / (C *			nequency					
		f = frequency								
				AL1, XTAL2	pins in pF					
L		*			*					



14.4. External Crystal Example

If a crystal or ceramic resonator is used as an external oscillator source for the MCU, the circuit should be configured as shown in Figure 14.1, Option 1. The External Oscillator Frequency Control value (XFCN) should be chosen from the Crystal column of the table in Figure 14.5 (OSCXCN register). For example, an 11.0592 MHz crystal requires an XFCN setting of 111b.

When the crystal oscillator is enabled, the oscillator amplitude detection circuit requires a settle time to achieve proper bias. Introducing a delay of at least 1 ms between enabling the oscillator and checking the XTLVLD bit will prevent a premature switch to the external oscillator as the system clock. Switching to the external oscillator before the crystal oscillator has stabilized can result in unpredictable behavior. The recommended procedure is:

Step 1. Enable the external oscillator.

Step 2. Wait at least1 ms.

Step 3. Poll for XTLVLD => '1'.

Step 4. Switch the system clock to the external oscillator.

Important Note on External Crystals: Crystal oscillator circuits are quite sensitive to PCB layout. The crystal should be placed as close as possible to the XTAL pins on the device. The traces should be as short as possible and shielded with ground plane from any other traces which could introduce noise or interference.

14.5. External RC Example

If an RC network is used as an external oscillator source for the MCU, the circuit should be configured as shown in Figure 14.1, Option 2. The capacitor should be no greater than 100 pF; however for very small capacitors, the total capacitance may be dominated by parasitic capacitance in the PCB layout. To determine the required External Oscillator Frequency Control value (XFCN) in the OSCXCN Register, first select the RC network value to produce the desired frequency of oscillation. If the frequency desired is 100 kHz, let $R = 246 \text{ k}\Omega$ and C = 50 pF:

 $f = 1.23(10^3) / RC = 1.23(10^3) / [246 * 50] = 0.1 MHz = 100 kHz$

Referring to the table in Figure 14.5, the required XFCN setting is 010.

14.6. External Capacitor Example

If a capacitor is used as an external oscillator for the MCU, the circuit should be configured as shown in Figure 14.1, Option 3. The capacitor should be no greater than 100 pF; however for very small capacitors, the total capacitance may be dominated by parasitic capacitance in the PCB layout. To determine the required External Oscillator Frequency Control value (XFCN) in the OSCXCN Register, select the capacitor to be used and find the frequency of oscillation from the equations below. Assume VDD = 3.0 V and C = 50 pF:

f = KF / (C * VDD) = KF / (50 * 3)f = KF / 150

If a frequency of roughly 50 kHz is desired, select the K Factor from the table in Figure 14.5 as KF = 7.7:

f = 7.7 / 150 = 0.051 MHz, or 51 kHz

Therefore, the XFCN value to use in this example is 010.





Notes

www.DataSheet4U.com

DS005-1.2MAY03 © 2003 Cygnal Integrated Products, Inc. www.DataSheet4U.com



15. FLASH MEMORY

The C8051F040/1/2/3 family includes 64k + 128 bytes of on-chip, reprogrammable FLASH memory for program code and non-volatile data storage. The FLASH memory can be programmed in-system, a single byte at a time, through the JTAG interface or by software using the MOVX write instructions. Once cleared to logic 0, a FLASH bit must be erased to set it back to logic 1. The bytes would typically be erased (set to 0xFF) before being reprogrammed. FLASH write and erase operations are automatically timed by hardware for proper execution; data polling to determine the end of the write/erase operation is not required. The CPU is stalled during write/erase operations while the device peripherals remain active. Interrupts that occur during FLASH write/erase operations are held, and are then serviced in their priority order once the FLASH operation has completed. Refer to Table 15.1 for the electrical characteristics of the Flash memory.

15.1. Programming The Flash Memory

The simplest means of programming the FLASH memory is through the JTAG interface using programming tools provided by Cygnal or a third party vendor. This is the only means for programming a non-initialized device. For details on the JTAG commands to program FLASH memory, see Section "25.2. Flash Programming Commands" on page 304.

The FLASH memory can be programmed by software using the MOVX write instruction with the address and data byte to be programmed provided as normal operands. Before writing to FLASH memory using MOVX, FLASH write operations must be enabled by setting the PSWE Program Store Write Enable bit (PSCTL.0) to logic 1. This directs the MOVX writes to FLASH memory instead of to XRAM, which is the default target. The PSWE bit remains set until cleared by software. To avoid errant FLASH writes, it is recommended that interrupts be disabled while the PSWE bit is logic 1.

FLASH memory is read using the MOVC instruction. MOVX reads are always directed to XRAM, regardless of the state of PSWE.

<u>NOTE</u>: To ensure the integrity of FLASH memory contents, it is strongly recommended that the on-chip VDD monitor be enabled by connecting the VDD monitor enable pin (MONEN) VDD in any system that executes code that writes and/or erases FLASH memory from software. See "RESET SOURCES" on page 155 for more information.

A write to FLASH memory can clear bits but cannot set them; only an erase operation can set bits in FLASH. A byte location to be programmed must be erased before a new value can be written. The 64k byte FLASH memory is organized in 512-byte pages. The erase operation applies to an entire page (setting all bytes in the page to 0xFF). The following steps illustrate the algorithm for programming FLASH by user software.

- Step 1. Disable interrupts.
- Step 2. Set FLWE (FLSCL.0) to enable FLASH writes/erases via user software.
- Step 3. Set PSEE (PSCTL.1) to enable FLASH erases.
- Step 4. Set PSWE (PSCTL.0) to redirect MOVX commands to write to FLASH.
- Step 5. Use the MOVX command to write a data byte to any location within the 512-byte page to be erased.
- Step 6. Clear PSEE to disable FLASH erases
- Step 7. Use the MOVX command to write a data byte to the desired byte location within the erased 512-byte page. Repeat this step until all desired bytes are written (within the target page).
- Step 8. Clear the PSWE bit to redirect MOVX commands to the XRAM data space.
- Step 9. Re-enable interrupts.

C8051F040/1/2/3



Write/Erase timing is automatically controlled by hardware. Note that code execution in the 8051 is stalled while the FLASH is being programmed or erased. Note that 512 bytes at location 0xFE00 are reserved. FLASH writes and erases targeting the reserved area should be avoided.

Table 15.1. FLASH Electrical Characteristics

VDD = 2.7V to 3.6V; $T_a = -40^{\circ}C$ to $+85^{\circ}C$

PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
Endurance		20k	100k		Erase/Write
Erase Cycle Time		10	12	14	ms
Write Cycle Time		40	50	60	μs

DataShee

15.2. Non-volatile Data Storage

The FLASH memory can be used for non-volatile data storage as well as program code. This allows data such as calibration coefficients to be calculated and stored at run time. Data is written using the MOVX write instruction (as described in the previous section) and read using the MOVC instruction.

An additional 128-byte sector of FLASH memory is included for non-volatile data storage. Its smaller sector size makes it particularly well suited as general purpose, non-volatile scratchpad memory. Even though FLASH memory can be written a single byte at a time, an entire sector must be erased first. In order to change a single byte of a multi-byte data set, the data must be moved to temporary storage. The 128-byte sector-size facilitates updating data without wasting program memory or RAM space. The 128-byte sector is double-mapped over the 64k byte FLASH memory; its address ranges from 0x00 to 0x7F (see Figure 15.1). To access this 128-byte sector, the SFLE bit in PSCTL must be set to logic 1. Code execution from this 128-byte scratchpad sector is not permitted.

15.3. Security Options


The CIP-51 provides security options to protect the FLASH memory from inadvertent modification by software as well as prevent the viewing of proprietary program code and constants. The Program Store Write Enable (PSCTL.0) and the Program Store Erase Enable (PSCTL.1) bits protect the FLASH memory from accidental modification by software. These bits must be explicitly set to logic 1 before software can write or erase the FLASH memory. Additional security features prevent proprietary program code and data constants from being read or altered across the JTAG interface or by software running on the system controller.

A set of security lock bytes stored at 0xFDFE and 0xFDFF protect the FLASH program memory from being read or altered across the JTAG interface. Each bit in a security lock-byte protects one 8k-byte block of memory. Clearing a bit to logic 0 in a Read Lock Byte prevents the corresponding block of FLASH memory from being read across the JTAG interface. Clearing a bit in the Write/Erase Lock Byte protects the block from JTAG erasures and/or writes. The Read Lock Byte is at location 0xFDFF. The Write/Erase Lock Byte is located at 0xFDFE. Figure 11.2 shows the location and bit definitions of the security bytes. The 512-byte sector containing the lock bytes can be written to, but not erased by software.

The Read Lock Byte is at location 0xFDFF. The Write/Erase Lock Byte is located at 0xFDFE. Figure 15.1 shows the location and bit definitions of the security bytes. The 512-byte sector containing the lock bytes can be written to, but not erased by software. An attempted read of a read-locked byte returns undefined data. Debugging code in a read-locked sector is not possible through the JTAG interface.



C8051F040/1/2/3



The lock bits can always be read and cleared to logic 0 regardless of the security setting applied to the block containing the security bytes. This allows additional blocks to be protected after the block containing the security bytes has been locked. Important Note: The only means of removing a lock once set is to erase the entire program memory space by performing a JTAG erase operation (i.e., cannot be done in user firmware). Addressing either security byte while performing a JTAG erase operation will automatically initiate erasure of the entire program memory space (except for the reserved area). This erasure can only be performed via JTAG. If a non-security byte in the 0xFBFF-0xFDFF page is addressed during the JTAG erasure, only that page (including the security bytes) will be erased.

The FLASH Access Limit security feature (see Figure 15.1) protects proprietary program code and data from being read by software running on the C8051F040/1/2/3. This feature provides support for OEMs that wish to program the

C8051F040/1/2/3



MCU with proprietary value-added firmware before distribution. The value-added firmware can be protected while allowing additional code to be programmed in remaining program memory space later.

The Software Read Limit (SRL) is a 16-bit address that establishes two logical partitions in the program memory space. The first is an upper partition consisting of all the program memory locations at or above the SRL address, and the second is a lower partition consisting of all the program memory locations starting at 0x0000 up to (but excluding) the SRL address. Software in the upper partition can execute code in the lower partition, but is prohibited from reading locations in the lower partition using the MOVC instruction. (Executing a MOVC instruction from the upper partition with a source address in the lower partition will always return a data value of 0x00.) Software running in the lower partition is both the upper and lower partition without restriction.

The Value-added firmware should be placed in the lower partition. On reset, control is passed to the value-added firmware via the reset vector. Once the value-added firmware completes its initial execution, it branches to a predetermined location in the upper partition. If entry points are published, software running in the upper partition may execute program code in the lower partition, but it cannot read the contents of the lower partition. Parameters may be passed to the program code running in the lower partition either through the typical method of placing them on the stack or in registers before the call or by placing them in prescribed memory locations in the upper partition.

The SRL address is specified using the contents of the FLASH Access Register. The 16-bit SRL address is calculated as 0xNN00, where NN is the contents of the SRL Security Register. Thus, the SRL can be located on 256-byte boundaries anywhere in program memory space. However, the 512-byte erase sector size essentially requires that a 512 boundary be used. The contents of a non-initialized SRL security byte is 0x00, thereby setting the SRL address to 0x0000 and allowing read access to all locations in program memory space by default.

Figure 15.2. FLACL: FLASH Access Limit







Figure 15.3. FLSCL: FLASH Memory Control



C8051F040/1/2/3



Figure 15.4. PSCTL: Program Store Read/Write Control

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value		
-	-	-	-	-	SFLE	PSEE	PSWE	0000000		
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Addres		
							SFR Address: SFR Page:			
Bits7-3:	UNUSED. Re	ad = 000001	b, Write = do	n't care.						
Bit2:	SFLE: Scratch				e					
	When this bit	is set, FLAS	SH reads and	writes from	user software	e are directed	to the 128-	byte Scrate		
	pad FLASH s									
	0x7F should n			-				-		
	0: FLASH acc				-	•				
	1: FLASH acc									
Bit1:	PSEE: Program				5	1				
	Setting this bi			f the FLASH	I program me	emory to be	erased provid	ded the		
	PSWE bit is a									
	will erase the		-			• •				
	the data byte v				•					
	Write/Erase					8		J		
	0: FLASH pro									
	1: FLASH program memory erasure enabled.									
Bit0:	PSWE: Program Store Write Enable.									
	Setting this bi			f data to the	FLASH prog	ram memory	using the N	10VX writ		
							U			
	instruction. Th	ne location r	nust be erase	d prior to w	riting data.					
	instruction. Th 0: Write to FL			-	-	perations targ	get External 1	RAM.		



16. EXTERNAL DATA MEMORY INTERFACE AND ON-CHIP XRAM

The C8051F040/1/2/3 MCUs include 4k bytes of on-chip RAM mapped into the external data memory space (XRAM), as well as an External Data Memory Interface which can be used to access off-chip memories and memorymapped devices connected to the GPIO ports. The external memory space may be accessed using the external move instruction (MOVX) and the data pointer (DPTR), or using the MOVX indirect addressing mode using R0 or R1. If the MOVX instruction is used with an 8-bit address operand (such as @R1), then the high byte of the 16-bit address is provided by the External Memory Interface Control Register (EMI0CN, shown in Figure 16.1). Note: the MOVX instruction can also be used for writing to the FLASH memory. See Section "15. FLASH MEMORY" on page 167 for details. The MOVX instruction accesses XRAM by default. The EMIF can be configured to appear on the lower GPIO Ports (P0-P3) or the upper GPIO Ports (P4-P7).

16.1. Accessing XRAM

The XRAM memory space is accessed using the MOVX instruction. The MOVX instruction has two forms, both of which use an indirect addressing method. The first method uses the Data Pointer, DPTR, a 16-bit register which contains the effective address of the XRAM location to be read from or written to. The second method uses R0 or R1 in combination with the EMI0CN register to generate the effective XRAM address. Examples of both of these methods are given below.

16.1.1. 16-Bit MOVX Example

The 16-bit form of the MOVX instruction accesses the memory location pointed to by the contents of the DPTR register. The following series of instructions reads the value of the byte at address 0x1234 into the accumulator A:

MOV	DPTR, #1234h	; load DPTR with 16-bit address to read (0x1234)
MOVX	A, @DPTR	; load contents of 0x1234 into accumulator A

The above example uses the 16-bit immediate MOV instruction to set the contents of DPTR. Alternately, the DPTR can be accessed through the SFR registers DPH, which contains the upper 8-bits of DPTR, and DPL, which contains the lower 8-bits of DPTR.

16.1.2. 8-Bit MOVX Example

The 8-bit form of the MOVX instruction uses the contents of the EMI0CN SFR to determine the upper 8-bits of the effective address to be accessed and the contents of R0 or R1 to determine the lower 8-bits of the effective address to be accessed. The following series of instructions read the contents of the byte at address 0x1234 into the accumulator A.

MOV	EMIOCN, #12h	; load high byte of address into EMIOCN
MOV	R0, #34h	; load low byte of address into R0 (or R1)
MOVX	a, @R0	; load contents of 0x1234 into accumulator A

C8051F040/1/2/3



16.2. Configuring the External Memory Interface

Configuring the External Memory Interface consists of five steps:

- 1. Select EMIF on Low Ports (P3, P2, P1, and P0) or High Ports (P7, P6, P5, and P4).
- 2. Configure the Output Modes of the port pins as either push-pull or open-drain.
- 3. Select Multiplexed mode or Non-multiplexed mode.

4. Select the memory mode (on-chip only, split mode without bank select, split mode with bank select, or off-chip only).

5. Set up timing to interface with off-chip memory or peripherals.

Each of these five steps is explained in detail in the following sections. The Port selection, Multiplexed mode selection, and Mode bits are located in the EMI0CF register shown in Figure 16.2.

16.3. Port Selection and Configuration

The External Memory Interface can appear on Ports 3, 2, 1, and 0 (C8051F040/1/2/3 devices) or on Ports 7, 6, 5, and 4 (C8051F040/2 devices only), depending on the state of the PRTSEL bit (EMI0CF.5). If the lower Ports are selected, the EMIFLE bit (XBR2.1) must be set to a '1' so that the Crossbar will skip over P0.7 (/WR), P0.6 (/RD), and if multiplexed mode is selected P0.5 (ALE). For more information about the configuring the Crossbar, see Section "17.1. Ports 0 through 3 and the Priority Crossbar Decoder" on page 190.

The External Memory Interface claims the associated Port pins for memory operations ONLY during the execution of an off-chip MOVX instruction. Once the MOVX instruction has completed, control of the Port pins reverts to the Port latches or to the Crossbar (on Ports 3, 2, 1, and 0). See Section "17. PORT INPUT/OUTPUT" on page 189 for more information about the Crossbar and Port operation and configuration. The Port latches should be explicitly configured to 'park' the External Memory Interface pins in a dormant state, most commonly by setting them to a logic 1.

During the execution of the MOVX instruction, the External Memory Interface will explicitly disable the drivers on all Port pins that are acting as Inputs (Data[7:0] during a READ operation, for example). The Output mode of the Port pins (whether the pin is configured as Open-Drain or Push-Pull) is unaffected by the External Memory Interface operation, and remains controlled by the PnMDOUT registers. In most cases, the output modes of all EMIF pins should be configured for push-pull mode. See "Configuring the Output Modes of the Port Pins" on page 192.



Figure 16.1. EMI0CN: External Memory Interface Control




Figure 16.2. EMI0CF: External Memory Configuration

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value		
-	-	PRTSEL	EMD2	EMD1	EMD0	EALE1	EALE0	00000011		
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	3		
							SFR Address:	0xA3		
							SFR Page:	0		
Bits7-6:	Unused. Read	l = 00b. Writ	e = don't cai	e.						
Bit5:	PRTSEL: EM	IF Port Sele	ct.							
	0: EMIF activ	ve on P0-P3.								
	1: EMIF activ	ve on P4-P7.								
Bit4:	EMD2: EMIF	F Multiplex N	Aode Select.							
	0: EMIF oper	ates in multi	plexed addre	ss/data mod	e.					
	1: EMIF oper	ates in non-r	nultiplexed r	node (separa	te address an	nd data pins)				
Bits3-2:	EMD1-0: EM	IF Operating	g Mode Sele	ct.						
	These bits con	ntrol the oper	rating mode	of the Extern	al Memory	Interface.				
	00: Internal C	only: MOVX	accesses on	-chip XRAM	l only. All ef	fective addre	esses alias to	on-chip		
	memory space									
	01: Split Mod					•		1		
	above the 4k l				-					
	of the Addres							ess off-chip		
	space, EMI00									
	10: Split Mod					•	1			
	above the 4k	•		-	-	VX operation	ns use the co	ntents of		
	EMI0CN to d					1. VDAN				
D:4-1 0.	11: External (•		-	•	-	is not visible	to the CPU.		
Bits1-0:	EALE1-0: ALE Pulse-Width Select Bits (only has effect when EMD2 = 1). 00: ALE high and ALE low pulse width = 1 SYSCLK cycle.									
	00. ALE high 01: ALE high		-		•					
	10: ALE high									
	11: ALE high		-		•					
	II. ALL IIGH		" Puise with		Lix 0y0103.					

C8051F040/1/2/3



16.4. Multiplexed and Non-multiplexed Selection

The External Memory Interface is capable of acting in a Multiplexed mode or a Non-multiplexed mode, depending on the state of the EMD2 (EMI0CF.4) bit.

16.4.1. Multiplexed Configuration

In Multiplexed mode, the Data Bus and the lower 8-bits of the Address Bus share the same Port pins: AD[7:0]. In this mode, an external latch (74HC373 or equivalent logic gate) is used to hold the lower 8-bits of the RAM address. The external latch is controlled by the ALE (Address Latch Enable) signal, which is driven by the External Memory Interface logic. An example of a Multiplexed Configuration is shown in Figure 16.3.

In Multiplexed mode, the external MOVX operation can be broken into two phases delineated by the state of the ALE signal. During the first phase, ALE is high and the lower 8-bits of the Address Bus are presented to AD[7:0]. During this phase, the address latch is configured such that the 'Q' outputs reflect the states of the 'D' inputs. When ALE falls, signaling the beginning of the second phase, the address latch outputs remain fixed and are no longer dependent on the latch inputs. Later in the second phase, the Data Bus controls the state of the AD[7:0] port at the time /RD or / WR is asserted.

See Section "16.6.2. Multiplexed Mode" on page 184 for more information.




Figure 16.3. Multiplexed Configuration Example

C8051F040/1/2/3



16.4.2. Non-multiplexed Configuration

In Non-multiplexed mode, the Data Bus and the Address Bus pins are not shared. An example of a Non-multiplexed Configuration is shown in Figure 16.4. See Section "16.6.1. Non-multiplexed Mode" on page 181 for more information about Non-multiplexed operation.




Figure 16.4. Non-multiplexed Configuration Example

C8051F040/1/2/3



16.5. Memory Mode Selection

The external data memory space can be configured in one of four modes, shown in Figure 16.5, based on the EMIF Mode bits in the EMIOCF register (Figure 16.2). These modes are summarized below. More information about the different modes can be found in Section "16.6. Timing" on page 179.

16.5.1. Internal XRAM Only

When EMI0CF.[3:2] are set to '00', all MOVX instructions will target the internal XRAM space on the device. Memory accesses to addresses beyond the populated space will wrap on 4k boundaries. As an example, the addresses 0x1000 and 0x2000 both evaluate to address 0x0000 in on-chip XRAM space.

- NWW.DataSheet4U.com 8-bit MOVX operations use the contents of EMI0CN to determine the high-byte of the effective address and R0 or R1 to determine the low-byte of the effective address.
 - 16-bit MOVX operations use the contents of the 16-bit DPTR to determine the effective address.

16.5.2. Split Mode without Bank Select

When EMI0CF.[3:2] are set to '01', the XRAM memory map is split into two areas, on-chip space and off-chip space.

- Effective addresses below the 4k boundary will access on-chip XRAM space.
- Effective addresses above the 4k boundary will access off-chip space.
- 8-bit MOVX operations use the contents of EMI0CN to determine whether the memory access is on-chip or offchip. However, in the "No Bank Select" mode, an 8-bit MOVX operation will not drive the upper 8-bits A[15:8] of the Address Bus during an off-chip access. This allows the user to manipulate the upper address bits at will by setting the Port state directly via the port latches. This behavior is in contrast with "Split Mode with Bank Select" described below. The lower 8-bits of the Address Bus A[7:0] are driven, determined by R0 or R1.
- 16-bit MOVX operations use the contents of DPTR to determine whether the memory access is on-chip or offchip, and unlike 8-bit MOVX operations, the full 16-bits of the Address Bus A[15:0] are driven during the offchip transaction.




Figure 16.5. EMIF Operating Modes

DS005-1.2MAY03 © 2003 Cygnal Integrated Products, Inc. www.DataSheet4U.com



16.5.3. Split Mode with Bank Select

When EMI0CF.[3:2] are set to '10', the XRAM memory map is split into two areas, on-chip space and off-chip space.

- Effective addresses below the 4k boundary will access on-chip XRAM space.
- Effective addresses above the 4k boundary will access off-chip space.
- 8-bit MOVX operations use the contents of EMI0CN to determine whether the memory access is on-chip or offchip. The upper 8-bits of the Address Bus A[15:8] are determined by EMI0CN, and the lower 8-bits of the Address Bus A[7:0] are determined by R0 or R1. All 16-bits of the Address Bus A[15:0] are driven in "Bank Select" mode.
- 16-bit MOVX operations use the contents of DPTR to determine whether the memory access is on-chip or offchip, and the full 16-bits of the Address Bus A[15:0] are driven during the off-chip transaction.

16.5.4. External Only

When EMI0CF[3:2] are set to '11', all MOVX operations are directed to off-chip space. On-chip XRAM is not visible to the CPU. This mode is useful for accessing off-chip memory located between 0x0000 and the 4k boundary.

- 8-bit MOVX operations ignore the contents of EMI0CN. The upper Address bits A[15:8] are not driven (identical behavior to an off-chip access in "Split Mode without Bank Select" described above). This allows the user to manipulate the upper address bits at will by setting the Port state directly. The lower 8-bits of the effective address A[7:0] are determined by the contents of R0 or R1.
- 16-bit MOVX operations use the contents of DPTR to determine the effective address A[15:0]. The full 16-bits of the Address Bus A[15:0] are driven during the off-chip transaction.

16.6. Timing

The timing parameters of the External Memory Interface can be configured to enable connection to devices having different setup and hold time requirements. The Address Setup time, Address Hold time, /RD and /WR strobe widths, and in multiplexed mode, the width of the ALE pulse are all programmable in units of SYSCLK periods through EMI0TC, shown in Figure 16.6, and EMI0CF[1:0].

The timing for an off-chip MOVX instruction can be calculated by adding 4 SYSCLK cycles to the timing parameters defined by the EMI0TC register. Assuming non-multiplexed operation, the minimum execution time for an off-chip XRAM operation is 5 SYSCLK cycles (1 SYSCLK for /RD or /WR pulse + 4 SYSCLKs). For multiplexed operations, the Address Latch Enable signal will require a minimum of 2 additional SYSCLK cycles. Therefore, the minimum execution time of an off-chip XRAM operation in multiplexed mode is 7 SYSCLK cycles (2 SYSCLKs for / ALE, 1 for /RD or /WR + 4 SYSCLKs). The programmable setup and hold times default to the maximum delay settings after a reset.

Table 16.1 lists the AC parameters for the External Memory Interface, and Figure 16.7 through Figure 16.12 show the timing diagrams for the different External Memory Interface modes and MOVX operations.

C8051F040/1/2/3



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value						
EAS1	EAS0	ERW3	EWR2	EWR1	EWR0	EAH1	EAH0	11111111						
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0							
							SFR Address:							
							SFR Page:	0						
D:4=7 (.	EACL O. EM	T A damar C	staa Tima D	:4										
Bits7-6:	EAS1-0: EMI		-											
	00: Address s													
	01: Address s			•										
	10: Address s													
D:4-5 2.	11: Address s	-		•	1 D:4-									
Bits5-2:	EWR3-0: EM													
	0000: /WR an	-		•										
	0001: /WR an													
	0010: /WR an	1		•										
		0011: /WR and /RD pulse width = 4 SYSCLK cycles. 0100: /WR and /RD pulse width = 5 SYSCLK cycles.												
		-		•										
	0101: /WR an													
	0110: /WR an	-		•										
	0111: /WR an 1000: /WR an													
	1000: / WR an 1001: /WR an	-		•										
		-		•										
	1010: /WR an 1011: /WR an	-		•										
	1011. / WR an 1100: /WR an	-		•										
	1100. / WR an 1101: /WR an	-		•										
		-		•										
	1110: /WR an 1111: /WR an													
Bits1-0:	EAH1-0: EM	1		•	cies.									
DIIST-0:														
	00: Address h		•	•										
	01: Address h													
	10: Address h		-											
	11: Address h	old time = 3	SISCLK C	ycies.										


C8051F040/1/2/3



16.6.1. Non-multiplexed Mode

16.6.1.1.16-bit MOVX: EMI0CF[4:2] = '101', '110', or '111'.

Figure 16.7. Non-multiplexed 16-bit MOVX Timing




C8051F040/1/2/3



16.6.1.2.8-bit MOVX without Bank Select: EMI0CF[4:2] = '101' or '111'.

Figure 16.8. Non-multiplexed 8-bit MOVX without Bank Select Timing




C8051F040/1/2/3



16.6.1.3.8-bit MOVX with Bank Select: EMI0CF[4:2] = '110'.

Figure 16.9. Non-multiplexed 8-bit MOVX with Bank Select Timing






16.6.2. Multiplexed Mode

16.6.2.1.16-bit MOVX: EMI0CF[4:2] = '001', '010', or '011'.


Figure 16.10. Multiplexed 16-bit MOVX Timing





16.6.2.2.8-bit MOVX without Bank Select: EMI0CF[4:2] = '001' or '011'.

Figure 16.11. Multiplexed 8-bit MOVX without Bank Select Timing




Muxed 8-bit WRITE Without Bank Select

C8051F040/1/2/3



16.6.2.3.8-bit MOVX with Bank Select: EMI0CF[4:2] = '010'.

Figure 16.12. Multiplexed 8-bit MOVX with Bank Select Timing





PARAMETER	DESCRIPTION	MIN	MAX	UNITS
T _{SYSCLK}	System Clock Period	40		ns
T _{ACS}	Address / Control Setup Time	0	3*T _{SYSCLK}	ns
T _{ACW}	Address / Control Pulse Width	1*T _{SYSCLK}	16*T _{SYSCLK}	ns
T _{ACH}	Address / Control Hold Time	0	3*T _{SYSCLK}	ns
T _{ALEH}	Address Latch Enable High Time	1*T _{SYSCLK}	4*T _{SYSCLK}	ns
T _{ALEL}	Address Latch Enable Low Time	1*T _{SYSCLK}	4*T _{SYSCLK}	ns
T _{WDS}	Write Data Setup Time	1*T _{SYSCLK}	19*T _{SYSCLK}	ns
T _{WDH}	Write Data Hold Time	0	3*T _{SYSCLK}	ns
T _{RDS}	Read Data Setup Time	20		ns
T _{RDH}	Read Data Hold Time	0		ns

Table 16.1. AC Parameters for External Memory Interface





Notes

www.DataSheet4U.com

DS005-1.2MAY03 © 2003 Cygnal Integrated Products, Inc. www.DataSheet4U.com



17. PORT INPUT/OUTPUT

The C8051F04x family of devices are fully integrated mixed-signal System on a Chip MCUs with 64 digital I/O pins (C8051F040/F042) or 32 digital I/O pins (C8051F041/F043), organized as 8-bit Ports. All ports are both bit- and byte-addressable through their corresponding Port Data registers. All Port pins are 5 V-tolerant, and all support configurable Open-Drain or Push-Pull output modes and weak pull-ups. A block diagram of the Port I/O cell is shown in Figure 17.1. Complete Electrical Specifications for the Port I/O pins are given in Table 17.1.






Table 17.1. Port I/O DC Electrical Characteristics

VDD = 2.7 V to 3.6 V, -40°C to +85°C unless otherwise specified.

PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
Output High Voltage (V _{OH})	I _{OH} = -3 mA, Port I/O Push-Pull	VDD - 0.7			V
	$I_{OH} = -10 \ \mu A$, Port I/O Push-Pull	VDD - 0.1			
	I _{OH} = -10 mA, Port I/O Push-Pull		VDD-0.8		
Output Low Voltage (V _{OL})	$I_{OL} = 8.5 \text{ mA}$			0.6	V
	$I_{OL} = 10 \ \mu A$			0.1	
	$I_{OL} = 25 \text{ mA}$		1.0		
Input High Voltage (VIH)		0.7 x VDD			
Input Low Voltage (VIL)				0.3 x	
				VDD	
Input Leakage Current	DGND < Port Pin < VDD, Pin Tri-state				μA
	Weak Pull-up Off			± 1	
	Weak Pull-up On		10		
Input Capacitance			5		pF

C8051F040/1/2/3



The C8051F04x family of devices have a wide array of digital resources which are available through the four lower I/ O Ports: P0, P1, P2, and P3. Each of the pins on P0, P1, P2, and P3, can be defined as a General-Purpose I/O (GPIO) pin or can be controlled by a digital peripheral or function (like UART0 or /INT1 for example), as shown in Figure 17.2. The system designer controls which digital functions are assigned pins, limited only by the number of pins available. This resource assignment flexibility is achieved through the use of a Priority Crossbar Decoder. Note that the state of a Port I/O pin can always be read from its associated Data register regardless of whether that pin has been assigned to a digital peripheral or behaves as GPIO. The Port pins on Ports 1, 2, and 3 can be used as Analog Inputs to ADC2, Analog Voltage Comparators, and ADC0 respectively

An External Memory Interface which is active during the execution of an off-chip MOVX instruction can be active on either the lower Ports or the upper Ports. See Section "16. EXTERNAL DATA MEMORY INTERFACE AND ON-CHIP XRAM" on page 173 for more information about the External Memory Interface.

17.1. Ports 0 through 3 and the Priority Crossbar Decoder

The Priority Crossbar Decoder, or "Crossbar", allocates and assigns Port pins on Port 0 through Port 3 to the digital peripherals (UARTs, SMBus, PCA, Timers, etc.) on the device using a priority order. The Port pins are allocated in




Figure 17.2. Port I/O Functional Block Diagram

DS005-1.2MAY03 © 2003 Cygnal Integrated Products, Inc. www.DataSheet4U.com



order starting with P0.0 and continue through P3.7 if necessary. The digital peripherals are assigned Port pins in a priority order which is listed in Figure 17.3, with UART0 having the highest priority and CNVSTR2 having the lowest priority.

17.1.1. Crossbar Pin Assignment and Allocation

The Crossbar assigns Port pins to a peripheral if the corresponding enable bits of the peripheral are set to a logic 1 in the Crossbar configuration registers XBR0, XBR1, XBR2, and XBR3, shown in Figure 17.7, Figure 17.8, Figure 17.9, and Figure 17.10. For example, if the UART0EN bit (XBR0.2) is set to a logic 1, the TX0 and RX0 pins will be mapped to P0.0 and P0.1 respectively. Because UART0 has the highest priority, its pins will always be mapped to P0.0 and P0.1 when UART0EN is set to a logic 1. If a digital peripheral's enable bits are not set to a logic 1, then its ports are not accessible at the Port pins of the device. Also note that the Crossbar assigns pins to all associated functions when a serial communication peripheral is selected (i.e. SMBus, SPI, UART). It would be




Figure 17.3. Priority Crossbar Decode Table

C8051F040/1/2/3



impossible, for example, to assign TX0 to a Port pin without assigning RX0 as well. Each combination of enabled peripherals results in a unique device pinout.

All Port pins on Ports 0 through 3 that are not allocated by the Crossbar can be accessed as General-Purpose I/O (GPIO) pins by reading and writing the associated Port Data registers (See Figure 17.11, Figure 17.13, Figure 17.16, and Figure 17.19), a set of SFR's which are both byte- and bit-addressable. The output states of Port pins that are allocated by the Crossbar are controlled by the digital peripheral that is mapped to those pins. Writes to the Port Data registers (or associated Port bits) will have no effect on the states of these pins.

A Read of a Port Data register (or Port bit) will always return the logic state present at the pin itself, regardless of whether the Crossbar has allocated the pin for peripheral use or not. An exception to this occurs during the execution of a *read-modify-write* instruction (ANL, ORL, XRL, CPL, INC, DEC, DJNZ, JBC, CLR, SET, and the bitwise MOV operation). During the *read* cycle of the *read-modify-write* instruction, it is the contents of the Port Data register, not the state of the Port pins themselves, which is read.

Because the Crossbar registers affect the pinout of the peripherals of the device, they are typically configured in the initialization code of the system before the peripherals themselves are configured. Once configured, the Crossbar registers are typically left alone.

Once the Crossbar registers have been properly configured, the Crossbar is enabled by setting XBARE (XBR2.4) to a logic 1. Until XBARE is set to a logic 1, the output drivers on Ports 0 through 3 are explicitly disabled in order to prevent possible contention on the Port pins while the Crossbar registers and other registers which can affect the device pinout are being written.

The output drivers on Crossbar-assigned input signals (like RX0, for example) are explicitly disabled; thus the values of the Port Data registers and the PnMDOUT registers have no effect on the states of these pins.

17.1.2. Configuring the Output Modes of the Port Pins

The output drivers on Ports 0 through 3 remain disabled until the Crossbar is enabled by setting XBARE (XBR2.4) to a logic 1.

The output mode of each port pin can be configured to be either Open-Drain or Push-Pull. In the Push-Pull configuration, writing a logic 0 to the associated bit in the Port Data register will cause the Port pin to be driven to GND, and writing a logic 1 will cause the Port pin to be driven to VDD. In the Open-Drain configuration, writing a logic 0 to the associated bit in the Port Data register will cause the Port pin to be driven to GND, and a logic 1 will cause the Port pin to assume a high-impedance state. The Open-Drain configuration is useful to prevent contention between devices in systems where the Port pin participates in a shared interconnection in which multiple outputs are connected to the same physical wire (like the SDA signal on an SMBus connection).

The output modes of the Port pins on Ports 0 through 3 are determined by the bits in the associated PnMDOUT registers (See Figure 17.12, Figure 17.15, Figure 17.18, and Figure 17.21). For example, a logic 1 in P3MDOUT.7 will configure the output mode of P3.7 to Push-Pull; a logic 0 in P3MDOUT.7 will configure the output mode of P3.7 to Open-Drain. All Port pins default to Open-Drain output.

The PnMDOUT registers control the output modes of the port pins regardless of whether the Crossbar has allocated the Port pin for a digital peripheral or not. The exceptions to this rule are: the Port pins connected to SDA, SCL, RX0 (if UART0 is in Mode 0), and RX1 (if UART1 is in Mode 0) are always configured as Open-Drain outputs, regardless of the settings of the associated bits in the PnMDOUT registers.



17.1.3. Configuring Port Pins as Digital Inputs

A Port pin is configured as a digital input by setting its output mode to "Open-Drain" and writing a logic 1 to the associated bit in the Port Data register. For example, P3.7 is configured as a digital input by setting P3MDOUT.7 to a logic 0 and P3.7 to a logic 1.

If the Port pin has been assigned to a digital peripheral by the Crossbar and that pin functions as an input (for example RX0, the UART0 receive pin), then the output drivers on that pin are automatically disabled.

17.1.4. Weak Pull-ups

By default, each Port pin has an internal weak pull-up device enabled which provides a resistive connection (about 100 k Ω) between the pin and VDD. The weak pull-up devices can be globally disabled by writing a logic 1 to the Weak Pull-up Disable bit, (WEAKPUD, XBR2.7). The weak pull-up is automatically deactivated on any pin that is driving a logic 0; that is, an output pin will not contend with its own pull-up device. The weak pull-up device can also be explicitly disabled on Ports 1, 2, and 3 pin by configuring the pin as an Analog Input, as described below.

17.1.5. Configuring Port 1, 2, and 3 Pins as Analog Inputs

The pins on Port 1 can serve as analog inputs to the ADC2 analog MUX, the pins on Port 2 can serve as analog inputs to the Comparators, and the pins on Port 3 can serve as inputs to ADC0. A Port pin is configured as an Analog Input by writing a logic 0 to the associated bit in the PnMDIN registers. All Port pins default to a Digital Input mode. Configuring a Port pin as an analog input:

- 1. Disables the digital input path from the pin. This prevents additional power supply current from being drawn when the voltage at the pin is near VDD / 2. A read of the Port Data bit will return a logic 0 regardless of the voltage at the Port pin.
- 2. Disables the weak pull-up device on the pin.
- 3. Causes the Crossbar to "skip over" the pin when allocating Port pins for digital peripherals.

Note that the output drivers on a pin configured as an Analog Input are not explicitly disabled. Therefore, the associated PnMDOUT bits of pins configured as Analog Inputs should explicitly be set to logic 0 (Open-Drain output mode), and the associated Port Data bits should be set to logic 1 (high-impedance). Also note that it is not required to configure a Port pin as an Analog Input in order to use it as an input to the ADC's or Comparators, however, it is strongly recommended. See the analog peripheral's corresponding section in this datasheet for further information.

C8051F040/1/2/3



17.1.6. External Memory Interface Pin Assignments


If the External Memory Interface (EMIF) is enabled on the Low ports (Ports 0 through 3), EMIFLE (XBR2.5) should be set to a logic 1 so that the Crossbar will not assign peripherals to P0.7 (/WR), P0.6 (/RD), and if the External Memory Interface is in Multiplexed mode, P0.5 (ALE). Figure 17.4 shows an example Crossbar Decode Table with EMIFLE=1 and the EMIF in Multiplexed mode. Figure 17.5 shows an example Crossbar Decode Table with EMIFLE=1 and the EMIF in Non-multiplexed mode.

If the External Memory Interface is enabled on the Low ports and an off-chip MOVX operation occurs, the External Memory Interface will control the output states (logic 1 or logic 0) of the affected Port pins during the execution phase of the MOVX instruction, regardless of the settings of the Crossbar registers or the Port Data registers. The output configuration (push-pull or open-drain) of the Port pins is not affected by the EMIF operation, except that Read operations will explicitly disable the output drivers on the Data Bus. In most cases, GPIO pins used in EMIF operations (especially the /WR and /RD lines) should be configured as push-pull and 'parked' at a logic 1 state. See Section "16. EXTERNAL DATA MEMORY INTERFACE AND ON-CHIP XRAM" on page 173 for more information about the External Memory Interface.



C8051F040/1/2/3


Figure 17.4. Priority Crossbar Decode Table



C8051F040/1/2/3



Figure 17.5. Priority Crossbar Decode Table



(EMIFLE = 1; EMIF in Non-multiplexed Mode; P1MDIN = 0xFF)



17.1.7. Crossbar Pin Assignment Example

In this example (Figure 17.6), we configure the Crossbar to allocate Port pins for UART0, the SMBus, UART1, / INT0, and /INT1 (8 pins total). Additionally, we configure the External Memory Interface to operate in Multiplexed mode and to appear on the Low ports. Further, we configure P1.2, P1.3, and P1.4 for Analog Input mode so that the voltages at these pins can be measured by ADC2. The configuration steps are as follows:

1. XBR0, XBR1, and XBR2 are set such that UART0EN = 1, SMB0EN = 1, INT0E = 1, INT1E = 1, and EMIFLE = 1. Thus: XBR0 = 0x05, XBR1 = 0x14, and XBR2 = 0x02.

2. We configure the External Memory Interface to use Multiplexed mode and to appear on the Low ports. PRTSEL = 0, EMD2 = 0.

3. We configure the desired Port 1 pins to Analog Input mode by setting P1MDIN to 0xE3 (P1.4, P1.3, and P1.2 are Analog Inputs, so their associated P1MDIN bits are set to logic 0).

4. We enable the Crossbar by setting XBARE = 1: XBR2 = 0x42.

- UART0 has the highest priority, so P0.0 is assigned to TX0, and P0.1 is assigned to RX0.
- The SMBus is next in priority order, so P0.2 is assigned to SDA, and P0.3 is assigned to SCL.
- UART1 is next in priority order, so P0.4 is assigned to TX1. Because the External Memory Interface is selected on the lower Ports, EMIFLE = 1, which causes the Crossbar to skip P0.6 (/RD) and P0.7 (/WR). Because the External Memory Interface is configured in Multiplexed mode, the Crossbar will also skip P0.5 (ALE). RX1 is assigned to the next non-skipped pin, which in this case is P1.0.
- /INT0 is next in priority order, so it is assigned to P1.1.
- P1MDIN is set to 0xE3, which configures P1.2, P1.3, and P1.4 as Analog Inputs, causing the Crossbar to skip these pins.
- /INT1 is next in priority order, so it is assigned to the next non-skipped pin, which is P1.5.
- The External Memory Interface will drive Ports 2 and 3 (denoted by red dots in Figure 17.6) during the execution of an off-chip MOVX instruction.

5. We set the UART0 TX pin (TX0, P0.0) and UART1 TX pin (TX1, P0.4) outputs to Push-Pull by setting POMDOUT = 0x11.

6. We configure all EMIF-controlled pins to push-pull output mode by setting P0MDOUT |= 0xE0; P2MDOUT = 0xFF; P3MDOUT = 0xFF.

7. We explicitly disable the output drivers on the 3 Analog Input pins by setting P1MDOUT = 0x00 (configure outputs to Open-Drain) and P1 = 0xFF (a logic 1 selects the high-impedance state).

ww.DataSheet4U.com

C8051F040/1/2/3



Figure 17.6. Crossbar Example:

(EMIFLE = 1; EMIF in Multiplexed Mode; P1MDIN = 0xE3;

				F	P0								P	1								P2							F	3				Crosst	oar Re	egister B
PIN I/O	0	1	2	3	4	5	i 6	7	' ()	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7			. 3
ТХ0	•																																	UAR	TOEN	XBR0.2
RX0		۲																																		
SCK																																				
MISO																																		SF	10EN	XBR0.1
MOSI			٠																																	
NSS																																				
SDA			•																															SM	B0EN	XBR0.0
SCL				•							•																									
TX1					•																													UAR	T1EN	XBR2.2
RX1										-																										
CEX0											•					•	•	•																		
CEX1											•						•	•	•																	
CEX2											•					•	•	•	•	•														PC/	40ME	XBR0.[
CEX3																		•	•	•	•															
CEX4											•							•	•	•	•	•														
CEX5																		•	•	•	•	•	•													
ECI											•							•	•	•	•	•	•	•												XBR0.6
CP0									<u> </u>		•							•	•	•	•	•	•	•	•											XBR0.7
CP1				•					<u> </u>		•					•		•	•	•	•	•	•	•	•	•										XBR1.0
CP2											•							•	•	•	•	•	•	•	•	•	•									XBR3.2
Т0											•					•		•	•	•	•	•	•	•	•	•	•	•								XBR1.1
/INT0										_	•					•	•	•	•	•	•	•	•	•	•	•	•	•	•							XBR1.2
T1									<u> </u>		•				•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•						XBR1.3
/INT1	•	•	•	•	•						•				•	•	•	•	•	•	•	•	•	-	•	•	•	•	•	•	•					XBR1.4
Т2											•				•		•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•				XBR1.5
T2EX											•						•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	Т		XBR1.6
Т3			•	•							•					•		•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•			XBR3.0
T3EX			•								•				•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	Т		XBR3.1
T4	•	•	•	•	•				<u> </u>		•				•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	_		: XBR2.3
T4EX	•	•	•	•	•						•				•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•			XBR2.4
/SYSCLK	•	•	•	•	•						•				•	•	•	•	•	•	•	•	•	•	•	•			•	•	•	•	•			: XBR1.7
CNVSTRO	•	•	•	•	•				<u></u>		•				•	•	•	•	•	•	•	•	•	•	•	•			•	•	•	•	•			XBR2.0
CNVSTR2				•	٠													•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	CNV	STE2	XBR3.2
						AI F	/RD	aw	AINIA 0/AO		AIN1.1/A9	AIN1.2/A10	AIN1.3/A11	AIN1.4/A12	AIN1.5/A13	AIN1.6/A14	AIN1.7/A15	A8m/A0	A9m/A1	A10m/A2	A11m/A3	A12m/A4	A13m/A5	A14m/A6	A15m/A7	AD0/D0	AD1/D1	AD2/D2	AD3/D3	AD4/D4	AD5/D5	AD6/D6	AD7/D7			



Figure 17.7. XBR0: Port I/O Crossbar Register 0

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
CP0E	ECI0E		PCA0ME		UART0EN	SPI0EN	SMB0EN	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	-
							SFR Address: SFR Page:	
Bit7:	CP0E: Compa	arator 0 Out	put Enable Bi	t.				
	0: CP0 unavai	lable at Por	t pin.					
J.com	1: CP0 routed	to Port pin						
Bit6:	ECI0E: PCA0	External C	Counter Input H	Enable Bit.				
	0: PCA0 Exte	rnal Counte	er Input unavai	lable at Po	ort pin.			
	1: PCA0 Exte	rnal Counte	er Input (ECI0)) routed to	Port pin.			
Bits5-3:	PCA0ME: PC	A0 Module	e I/O Enable B	its.				
	000: All PCA	0 I/O unava	ilable at port j	oins.				
	001: CEX0 ro	uted to por	t pin.					
	010: CEX0, C	EX1 routed	l to 2 port pins					
	011: CEX0, C	EX1, and C	CEX2 routed to	o 3 port pi	18.			
	100: CEX0, C	EX1, CEX	2, and CEX3 r	outed to 4	port pins.			
	101: CEX0, C	EX1, CEX	2, CEX3, and	CEX4 rou	ted to 5 port pi	ns.		
	110: CEX0, C	EX1, CEX	2, CEX3, CEX	4, and CE	X5 routed to 6	port pins.		
Bit2:	UART0EN: U	ARTO I/O	Enable Bit.					
	0: UART0 I/O) unavailabl	e at Port pins.					
	1: UART0 TX	routed to l	P0.0, and RX 1	outed to P	0.1.			
Bit1:	SPI0EN: SPI0	Bus I/O E	nable Bit.					
	0: SPI0 I/O ur	navailable a	t Port pins.					
	1: SPI0 SCK,	MISO, MC	SI, and NSS r	outed to 4	Port pins. Not	e that the N	SS signal is 1	not assigned
	to a port pin if	f the SPI is	in 3-wire mod	e. See Sec	tion "20. ENH	ANCED SE	ERIAL PERI	PHERAL
	INTERFACE	(SPI0)" on	page 241 for 1	nore infor	mation.			
Bit0:	SMB0EN: SM	IBus0 Bus	I/O Enable Bit	•				
	0: SMBus0 I/0	O unavailat	le at Port pins					
	1: SMBus0 SI		-					

C8051F040/1/2/3



Figure 17.8	XBR1:	Port I/O	Crossbar	Register 1
1154101/10	110111	10101/0	CIUSSDUI	Itegister I

R/V	V	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
SYSC	CKE T	2EXE	T2E	INT1E	T1E	INT0E	T0E	CP1E	00000000
Bit	7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
								SFR Address SFR Page	
Bit7:	SYSC	CKE: /SY	SCLK Out	put Enable Bi	t.				
			inavailable	•					
et4U.com	1:/SY	SCLK r	outed to Po	rt pin.					
Bit6:	T2EX	КЕ: Т2ЕУ	K Input Ena	ble Bit.					
			ailable at Po						
	1: T2	EX route	d to Port pi	n.					
Bit5:	T2E:	T2 Input	Enable Bit						
	0: T2	unavaila	ble at Port	pin.					
	1: T2	routed to	o Port pin.						
Bit4:	INT1	E: /INT1	Input Enab	ole Bit.					
	0: /IN	T1 unav	ailable at Po	ort pin.					
	1:/IN	T1 route	d to Port pi	n.					
Bit3:	T1E:	T1 Input	Enable Bit						
	0: T1	unavaila	ble at Port	pin.					
	1: T1	routed to	o Port pin.						
Bit2:	INT0	E: /INT0	Input Enab	ole Bit.					
	0: /IN	T0 unav	ailable at Po	ort pin.					
	1:/IN	T0 route	d to Port pi	n.					
Bit1:	T0E:	T0 Input	Enable Bit						
	0: T0	unavaila	ble at Port	pin.					
	1: T0	routed to	o Port pin.						
Bit0:	CP1E	C: CP1 O	utput Enabl	e Bit.					
	0: CP	1 unavai	lable at Por	t pin.					
			to Port pin.						



Figure 17.9. XBR2: Port I/O Crossbar Register 2

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
WEAKPU	JD XBARE	-	T4EXE	T4E	UART1E	EMIFLE	CNVST0E	0000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
							SFR Address: SFR Page:	
Bit7:	WEAKPUD: V 0: Weak pull-u	ps globally	enabled.	Bit.				
com	1: Weak pull-u							
Bit6:	XBARE: Cros							
	0: Crossbar dis		pins on Port	s 0, 1, 2, and	3, are forced	to Input mo	ode.	
	1: Crossbar en							
Bit5:	UNUSED. Rea	· · · ·		re.				
Bit4:	T4EXE: T4EX							
	0: T4EX unava		*					
	1: T4EX route	1						
Bit3:	T4E: T4 Input							
	0: T4 unavaila		pin.					
_	1: T4 routed to	1						
Bit2:	UART1E: UA							
	0: UART1 I/O		-					
	1: UART1 TX							
Bit1:	EMIFLE: Exte		•					
	0: P0.7, P0.6, a				•		t latches.	
	1: If EMIOCF.4			•	-			
					are 'skipped'			ir output
					and the Extern	•		
	1: If EMI0CF.4	· · ·		•		1	/	
		· · · · · ·			by the Cross		-	s are
		•			xternal Memo	ry Interface	•	
Bit0:	CNVST0E: AI				nable Bit.			
	0: CNVST0 fo							
1	1: CNVST0 fo	r ADC0 ro	uted to Port	pin.				

C8051F040/1/2/3



Figure 17.10. XBR3: Port I/O Crossbar Register 3

	R/W	R	R	R	R/W	R/W	R/W	R/W	Reset Value						
	CTXOUT	-	-	-	CP2E	CNVST2E	T3EXE	T3E	00000000						
	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0							
								SFR Addres SFR Pag							
		CTXOUT: CA			-										
		0: CTX pin ou	-	-	-										
U.coi		1: CTX pin ou	atput mode is	configured	as push-pul	1.									
	Bit6-4:	Reserved													
	Bit3:	CP2E: CP2 Output Enable Bit.													
		0: CP2 unavai	ilable at Port	pin.											
		1: CP2 routed	to Port pin.												
	Bit2:	CNVST2E: A	DC2 Externa	l Convert St	tart Input E	nable Bit.									
		0: CNVST2 f	or ADC2 una	vailable at F	ort pin.										
		1: CNVST2 fe	or ADC2 rou	ted to Port p	in.										
	Bit1:	T3EXE: T3E2	X Input Enab	le Bit.											
		0: T3EX unav	ailable at Po	rt pin.											
		1: T3EX route	ed to Port pin												
	Bit0:	T3E: T3 Inpu	t Enable Bit.												
		0: T3 unavaila	able at Port p	in.											
		1: T3 routed t	o Port pin.												




C8051F040/1/2/3

Figure 17.11. P0: Port0 Data Register

	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
	P0.7	P0.6	P0.5	P0.4	P0.3	P0.2	P0.1	P0.0	11111111
	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit Addressable
								SFR Address: SFR Page:	
J.ec	Bits7-0:	P0.[7:0]: Port((Write - Outpu 0: Logic Low 1: Logic High (Read - Regar 0: P0.n pin is 1 1: P0.n pin is 1 Note: P0.7 (/W See Section "1 page 173 for m for External W	at appears of Output. Output (op- dless of XB logic low. logic high. /R), P0.6 (/1 6. EXTERI nore inform	n I/O pins pe en if corresp R0, XBR1, 2 RD), and P0. NAL DATA ation. See al	onding P0M XBR2, and X 5 (ALE) can MEMORY I	DOUT.n bit = EBR3 Registe be driven by NTERFACE	= 0). er settings). the External AND ON-C	l Data Memo CHIP XRAM	" on

Figure 17.12. POMDOUT: Port0 Output Mode Register



C8051F040/1/2/3



	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value						
]	P1.7	P1.6	P1.5	P1.4	P1.3	P1.2	P1.1	P1.0	11111111						
	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit Addressable						
								SFR Address	: 0x90						
								SFR Page	: All Pages						
Bits7 ¢om	() 0 1 (] 0	 0: P1.[7:0]: Port1 Output Latch Bits. (Write - Output appears on I/O pins per XBR0, XBR1, XBR2, and XBR3 Registers) 0: Logic Low Output. 1: Logic High Output (open if corresponding P1MDOUT.n bit = 0). (Read - Regardless of XBR0, XBR1, XBR2, and XBR3 Register settings). 0: P1.n pin is logic low. 1: P1.n pin is logic high. 													
Note	s:														
1. 2.	 P1.[7:0] can be configured as inputs to ADC1 as AIN1.[7:0], in which case they are 'skipped' by the Crossbar assignment process and their digital input paths are disabled, depending on P1MDIN (See Figure 17.14). Note that in analog mode, the output mode of the pin is determined by the Port 1 latch and P1MDOUT (Figure 17.15). See Section "7. 8-Bit ADC (ADC2)" on page 85 for more information about ADC1. P1.[7:0] can be driven by the External Data Memory Interface (as Address[15:8] in Non-multiplexed mode). See Section "16. EXTERNAL DATA MEMORY INTERFACE AND ON-CHIP XRAM" on page 173 for more information about the External Memory Interface. 														

Figure 17.13. P1: Port1 Data Register








Figure 17.15. P1MDOUT: Port1 Output Mode Register





Figure 17.16. P2: Port2 Data Register



C8051F040/1/2/3



Figure 17.17. P2MDIN: Port2 Input Mode Register





Figure 17.18. P2MDOUT: Port2 Output Mode Register






C8051F040/1/2/3

Figure 17.19. P3: Port3 Data Register


	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value		
	P3.7	P3.6	P3.5	P3.4	P3.3	P3.2	P3.1	P3.0	11111111		
	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit Addressable		
								SFR Address: SFR Page:			
4U.¢	Bits7-0:	 P3.[7:0]: Port3 Output Latch Bits. (Write - Output appears on I/O pins per XBR0, XBR1, XBR2, and XBR3 Registers) 0: Logic Low Output. 1: Logic High Output (open if corresponding P3MDOUT.n bit = 0). (Read - Regardless of XBR0, XBR1, XBR2, and XBR3 Register settings). 0: P3.n pin is logic low. 1: P3.n pin is logic high. 									
	Note:	P3.[7:0] can be driven by the External Data Memory Interface (as AD[7:0] in Multiplexed mode, or as D[7:0] in Non-multiplexed mode). See Section "16. EXTERNAL DATA MEMORY INTERFACE AND ON-CHIP XRAM" on page 173 for more information about the External Memory Interface.									

Figure 17.20. P3MDIN: Port3 Input Mode Register



atput Mode Register





17.2. Ports 4 through 7 (C8051F040/F042 only)

C8051F040/1/2/3

All Port pins on Ports 4 through 7 can be accessed as General-Purpose I/O (GPIO) pins by reading and writing the associated Port Data registers (See Figure 17.22, Figure 17.24, Figure 17.26, and Figure 17.28), a set of SFR's which are both bit and byte-addressable.

A Read of a Port Data register (or Port bit) will always return the logic state present at the pin itself, regardless of whether the Crossbar has allocated the pin for peripheral use or not. An exception to this occurs during the execution of a *read-modify-write* instruction (ANL, ORL, XRL, CPL, INC, DEC, DJNZ, JBC, CLR, SET, and the bitwise MOV operation). During the *read* cycle of the *read-modify-write* instruction, it is the contents of the Port Data register, not the state of the Port pins themselves, which is read.

17.2.1. Configuring Ports which are not Pinned Out

Although P4, P5, P6, and P7 are not brought out to pins on the C8051F041/F043 devices, the Port Data registers are still present and can be used by software. Because the digital input paths also remain active, it is recommended that these pins not be left in a 'floating' state in order to avoid unnecessary power dissipation arising from the inputs floating to non-valid logic levels. This condition can be prevented by any of the following:

- 1. Leave the weak pull-up devices enabled by setting WEAKPUD (XBR2.7) to a logic 0.
- 2. Configure the output modes of P4, P5, P6, and P7 to "Push-Pull" by writing PnOUT = 0xFF.

3. Force the output states of P4, P5, P6, and P7 to logic 0 by writing zeros to the Port Data registers: P4 = 0x00, P5 = 0x00, P6 = 0x00, and P7 = 0x00.

17.2.2. Configuring the Output Modes of the Port Pins

The output mode of each port pin can be configured to be either Open-Drain or Push-Pull. In the Push-Pull configuration, a logic 0 in the associated bit in the Port Data register will cause the Port pin to be driven to GND, and a logic 1 will cause the Port pin to be driven to VDD. In the Open-Drain configuration, a logic 0 in the associated bit in the Port Data register will cause the Port pin to be driven to GND, and a logic 1 will cause the Port pin to assume a highimpedance state. The Open-Drain configuration is useful to prevent contention between devices in systems where the Port pin participates in a shared interconnection in which multiple outputs are connected to the same physical wire.

The output modes of the Port pins on Ports 4 through 7 are determined by the bits in their respective PnMDOUT Output Mode Registers. Each bit in PnMDOUT controls the output mode of its corresponding port pin (see Figure 17.23, Figure 17.25, Figure 17.27, and Figure 17.29). For example, to place Port pin 4.3 in push-pull mode (digital output), set P4MDOUT.3 to logic 1. All port pins default to open-drain mode upon device reset.



17.2.3. Configuring Port Pins as Digital Inputs

A Port pin is configured as a digital input by setting its output mode to "Open-Drain" and writing a logic 1 to the associated bit in the Port Data register. For example, P7.7 is configured as a digital input by setting P7MDOUT.7 to a logic 0 and P7.7 to a logic 1.

17.2.4. Weak Pull-ups

By default, each Port pin has an internal weak pull-up device enabled which provides a resistive connection (about 100 k Ω) between the pin and VDD. The weak pull-up devices can be globally disabled by writing a logic 1 to the Weak Pull-up Disable bit, (WEAKPUD, XBR2.7). The weak pull-up is automatically deactivated on any pin that is driving a logic 0; that is, an output pin will not contend with its own pull-up device.

17.2.5. External Memory Interface

If the External Memory Interface (EMIF) is enabled on the High ports (Ports 4 through 7), EMIFLE (XBR2.5) should be set to a logic 0.

If the External Memory Interface is enabled on the High ports and an off-chip MOVX operation occurs, the External Memory Interface will control the output states of the affected Port pins during the execution phase of the MOVX instruction, regardless of the settings of the Port Data registers. The output configuration of the Port pins is not affected by the EMIF operation, except that Read operations will explicitly disable the output drivers on the Data Bus during the MOVX execution. See Section "16. EXTERNAL DATA MEMORY INTERFACE AND ON-CHIP XRAM" on page 173 for more information about the External Memory Interface.

C8051F040/1/2/3



Figure 17.22. P4: Port4 Data Register





Figure 17.23. P4MDOUT: Port4 Output Mode Register






C8051F040/1/2/3

Figure 17.24. P5: Port5 Data Register

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value		
P5.7	P5.6	P5.5	P5.4	P5.3	P5.2	P5.1	P5.0	11111111		
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit Addressable		
							SFR Address SFR Page			
Bits7-0:	 -0: P5.[7:0]: Port5 Output Latch Bits. Write - Output appears on I/O pins. 0: Logic Low Output. 1: Logic High Output (Open-Drain if corresponding P5MDOUT bit = 0). See Figure 17.25. Read - Returns states of I/O pins. 0: P5.n pin is logic low. 1: P5.n pin is logic high. 									
Note:	P5.[7:0] can be driven by the External Data Memory Interface (as Address[15:8] in Non-multiplexed mode). See Section "16. EXTERNAL DATA MEMORY INTERFACE AND ON-CHIP XRAM" on page 173 for more information about the External Memory Interface.									

Figure 17.25. P5MDOUT: Port5 Output Mode Register




C8051F040/1/2/3



Figure 17.26. P6: Port6 Data Register

	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value				
	P6.7	P6.6	P6.5	P6.4	P6.3	P6.2	P6.1	P6.0	11111111				
	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit Addressable				
	SFR Address: 0x SFR Page: F												
neet4U.¢	Bits7-0:	 P6.[7:0]: Port6 Output Latch Bits. Write - Output appears on I/O pins. 0: Logic Low Output. 1: Logic High Output (Open-Drain if corresponding P6MDOUT bit = 0). See Figure 17.27. Read - Returns states of I/O pins. 0: P6.n pin is logic low. 1: P6.n pin is logic high. 											
	Note:	P6.[7:0] can be driven by the External Data Memory Interface (as Address[15:8] in Multiplexed mode, or as Address[7:0] in Non-multiplexed mode). See Section "16. EXTERNAL DATA MEM-ORY INTERFACE AND ON-CHIP XRAM" on page 173 for more information about the External Memory Interface.											

Figure 17.27. P6MDOUT: Port6 Output Mode Register






C8051F040/1/2/3

Figure 17.28. P7: Port7 Data Register

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value		
P7.7	P7.6	P7.5	P7.4	P7.3	P7.2	P7.1	P7.0	11111111		
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit Addressable		
							SFR Address SFR Page			
Bits7-0:	 P7.[7:0]: Port7 Output Latch Bits. Write - Output appears on I/O pins. 0: Logic Low Output. 1: Logic High Output (Open-Drain if corresponding P7MDOUT bit = 0). See Figure 17.29. Read - Returns states of I/O pins. 0: P7.n pin is logic low. 1: P7.n pin is logic high. 									
Note:	P7.[7:0] can be driven by the External Data Memory Interface (as AD[7:0] in Multiplexed mode, or as D[7:0] in Non-multiplexed mode). See Section "16. EXTERNAL DATA MEMORY INTERFACE AND ON-CHIP XRAM" on page 173 for more information about the External Memory Interface.									

Figure 17.29. P7MDOUT: Port7 Output Mode Register







Notes

www.DataSheet4U.com

DS005-1.2MAY03 © 2003 Cygnal Integrated Products, Inc. www.DataSheet4U.com



18. CONTROLLER AREA NETWORK (CAN0)

IMPORTANT DOCUMENTATION NOTE: The Bosch CAN Controller is integrated in the C8051F04x Family of devices. This section of the data sheet gives a description of the CAN controller as an overview and offers a description of how the Cygnal CIP-51 MCU interfaces with the on-chip Bosch CAN controller. In order to use the CAN controller, please refer to Bosch's C_CAN User's Manual (revision 1.2) as an accompanying manual to Cygnal's C8051F040/1/2/3 Data sheet.

The C8051F040/1/2/3 family of devices feature a Control Area Network (CAN) controller that enables serial communication using the CAN protocol. Cygnal CAN facilitates communication on a CAN network in accordance with the Bosch specification 2.0A (basic CAN) and 2.0B (full CAN). The CAN controller consists of a CAN Core, Message RAM (separate from the CIP-51 RAM), a message handler state machine, and control registers. Cygnal CAN is a protocol controller and does not provide physical layer drivers (i.e., transceivers). Figure 18.1 shows an example typical configuration on a CAN bus.

Cygnal CAN operates at bit rates of up to 1 Mbit/second, though this can be limited by the physical layer chosen to transmit data on the CAN bus. The CAN processor has 32 Message Objects that can be configured to transmit or receive data. Incoming data, message objects and their identifier masks are stored in the CAN message RAM. All protocol functions for transmission of data and acceptance filtering is performed by the CAN controller and not by the CIP-51 MCU. In this way, minimal CPU bandwidth is needed to use CAN communication. The CIP-51 configures the CAN controller, accesses received data, and passes data for transmission via Special Function Registers (SFRs) in the CIP-51.




Figure 18.1. Typical CAN Bus Configuration

C8051F040/1/2/3



18.1. Bosch CAN Controller Operation

The CAN Controller featured in the C8051F04x family of devices is a full implementation of Bosch's full CAN module and fully complies with CAN specification 2.0B. A block diagram of the CAN controller is shown in Figure 18.2. The CAN Core provides shifting (CANTX and CANRX), serial/parallel conversion of messages, and other protocol related tasks such as transmission of data and acceptance filtering. The message RAM stores 32 message objects which can be received or transmitted on a CAN network. The CAN registers and message handler provide an interface for data transfer and notification between the CAN controller and the CIP-51.

The function and use of the CAN Controller is detailed in the *Bosch CAN User's Guide*. The User's Guide should be used as a reference to configure and use the CAN controller. This Cygnal datasheet describes how to access the CAN controller.

l.com

The CAN Controller is typically initialized using the following steps:

- Step 1. Set the SFRPAGE register to CAN0_PAGE.
- Step 2. Set the INIT the CCE bits to '1' in the CAN0CN Register. See the CAN User's Guide for bit definitions.
- Step 3. Set timing parameters in the Bit Timing Register and the BRP Extension Register.
- Step 4. Initialize each message object or set it's MsgVal bit to NOT VALID.
- Step 5. Reset the INIT bit to '0'.

The CAN Control Register (CAN0CN), CAN Test Register (CAN0TST), and CAN Status Register (CAN0STA) in the CAN controller can be accessed directly or indirectly via CIP-51 SFR's. All other CAN registers must be accessed via an indirect indexing method described in "Using CAN0ADR, CAN0DATH, and CANDATL To Access CAN Registers" on page 221.




Figure 18.2. CAN Controller Diagram

DS005-1.2MAY03 © 2003 Cygnal Integrated Products, Inc. www.DataSheet4U.com

C8051F040/1/2/3



18.1.1. CAN Controller Timing

The CAN controller's system clock (f_{sys}) is derived from the CIP-51 system clock (SYSCLK). Note that an external oscillator (such as a quartz crystal) is typically required due to the high accuracy requirements for CAN communication. Refer to Section "4.10.4 Oscillator Tolerance Range" in the Bosch CAN User's Guide for further information regarding this topic.

18.1.2. Example Timing Calculation for 1 Mbit/Sec Communication

This example shows how to configure the CAN contoller timing parameters for a 1 Mbit/Sec bit rate. Figure 18.1 shows timing-related system parameters needed for the calculation.

Table 18.1. Dackground System Information						
Parameter	Value	Description				
CIP-51 system clock (SYSCLK)	22.1184 MHz	External oscillator in 'Crystal Oscillator Mode'. A				
		22.1184 MHz quartz crystal is connected between				
		XTAL1 and XTAL2.				
CAN Controller system clock (f_{sys})	22.1184 MHz	Derived from SYSCLK.				
CAN clock period (t _{sys})	45.211 ns	Derived from 1/f _{sys} .				
CAN time quantum (t _q)	45.211 ns	Derived from t _{sys} x BRP. See Note 1 and Note 2.				
CAN bus length	10 m	5 ns/m signal delay between CAN nodes.				
Propagation delay time (Note 3)	400 ns	2 x (transceiver loop delay + bus line delay)				

Table 18.1. Background System Information

- Note 1: The CAN time quantum (t_q) is the smallest unit of time recognized by the CAN contoller. Bit timing parameters are often specified in integer multiples of the time quantum.
- Note 2: The Baud Rate Prescaler (BRP) is defined as the value of the BRP Extension Register plus 1. The BRP Extension Register has a reset value of 0x0000; the Baud Rate Prescaler has a reset value of 1.
- Note 3: Based on an ISO-11898 compliant transceiver. CAN does not specify a physical layer.

Each bit transmitted on a CAN network has 4 segments (Sync_Seg, Prop_Seg, Phase_Seg1, and Phase_Seg2), as shown in Figure 18.3. The sum of these segments determines the CAN bit time (1/bit rate). In this example, the desired bit rate is 1 Mbit/sec; therefore, the desired bit time is 1000 ns.

We will adjust the length of the 4 bit segments so that their sum is as close as possible to the desired bit time. Since each segment must be an integer multiple of the time quantum (t_a) , the closest achievable bit time is




Figure 18.3. Four Segments of a CAN Bit Time



22 t_q (994.642 ns), yielding a bit rate of 1.00539 Mbit/Sec. The Sync_Seg is a constant 1 t_q. The Prop_Seg must be greater than or equal to the propagation delay of 400 ns; we choose 9 t_q (406.899 ns).

The remaining time quanta (t_q) in the bit time are divided between Phase_Seg1 and Phase_Seg2 as shown in Figure 18.2. We select Phase_Seg1 = 6 t_q and Phase_Seg2 = 6 t_q .

Equation 18.2. Assigning the Phase Segments

 $Phase_Seg1 + Phase_Seg2 = Bit Time - (Sync_Seg + Prop_Seg)$

Note 1: If Phase_Seg1 + Phase_Seg2 is even, then Phase_Seg2 = Phase_Seg1. Otherwise, Phase_Seg2 = Phase_Seg1 + 1.

Note 2: Phase_Seg2 should be at least 2 t_q .

C8051F040/1/2/3

The Synchronization Jump Width (SJW) timing parameter is defined by Figure 18.3. It is used for determining the value written to the Bit Timing Register and for determining the required oscillator tolerance. Since we are using a quartz crystal as the system clock source, an oscillator tolerance calculation is not needed.

Equation 18.3. Synchronization Jump Width (SJW)

 $SJW = min (4, Phase_Seg1)$

The value written to the Bit Timing Register can be calculated using Equation 18.4. The BRP Extension register is left at its reset value of 0x0000.

Equation 18.4. Calculating the Bit Timing Register Value

BRPE = BRP - 1 = BRP Extension Register = 0x0000

SJWp = SJW - 1 = min(4, 6) - 1 = 3

 $TSEG1 = (Prop_Seg + Phase_Seg1 - 1) = 9 + 6 - 1 = 14$

 $TSEG2 = (Phase_Seg2 - 1) = 5$

Bit Timing Register = (TSEG2 * 0x1000) + (TSEG1 * 0x0100) + (SJWp * 0x0040) + BRPE = 0x5EC0



The following steps are performed to initialize the CAN timing registers:

- Step 1. Set the SFRPAGE register to CAN0_PAGE.
- Step 2. Set the INIT the CCE bits to '1' in the CAN Control Register accessible through the CAN0CN SFR.
- Step 3. Set the CAN0ADR to 0x03 to point to the Bit Timing Register.
- Step 4. Write the value 0x5EC0 to the [CAN0DATH:CAN0DATL] CIP-51 SFRs to set the Bit Timing Register using the indirect indexing method described on Section 18.5.5 on page 221.
- Step 5. Perform other CAN initializations.

/ww.DataSheet4U.com

C8051F040/1/2/3



18.5. CAN Registers

CAN registers are classified as follows:

- 1. <u>CAN Controller Protocol Registers</u>: CAN control, interrupt, error control, bus status, test modes.
- Message Object Interface Registers: Used to configure 32 Message Objects, send and receive data to and from Message Objects. The CIP-51 MCU accesses the CAN message RAM via the Message Object Interface Registers. Upon writing a message object number to an IF1 or IF2 Command Request Register, the contents of the associated Interface Registers (IF1 or IF2) will be transferred to or from the message object in CAN RAM.
 - 3. <u>Message Handler Registers</u>: These read only registers are used to provide information to the CIP-51 MCU about the message objects (MSGVLD flags, Transmission Request Pending, New Data Flags) and Interrupts Pending (which Message Objects have caused an interrupt or status interrupt condition).
 - <u>CIP-51 MCU Special Function Registers (SFR)</u>: Five registers located in the CIP-51 MCU memory map that allow direct access to certain CAN Controller Protocol Registers, and Indexed indirect access to all CAN registers.

18.5.1. CAN Controller Protocol Registers

The CAN Control Protocol Registers are used to configure the CAN controller, process interrupts, monitor bus status, and place the controller in test modes. The CAN controller protocol registers are accessible using CIP-51 MCU SFR's by an indexed method, and some can be accessed directly by addressing the SFR's in the CIP-51 SFR map for convenience.

The registers are: CAN Control Register (CAN0CN), CAN Status Register (CAN0STA), CAN Test Register (CAN0TST), Error Counter Register, Bit Timing Register, and the Baud Rate Prescaler (BRP) Extension Register. CAN0STA, CAN0CN, and CAN0TST can be accessed via CIP-51 MCU SFR's. All others are accessed indirectly using the CAN address indexed method via CAN0ADR, CAN0DATH, and CAN0DATL.

Please refer to the Bosch CAN User's Guide for information on the function and use of the CAN Control Protocol Registers.

18.5.2. Message Object Interface Registers

There are two sets of Message Object Interface Registers used to configure the 32 Message Objects that transmit and receive data to and from the CAN bus. Message objects can be configured for transmit or receive, and are assigned arbitration message identifiers for acceptance filtering by all CAN nodes.

Message Objects are stored in Message RAM, and are accessed and configured using the Message Object Interface Registers. These registers are accessed via the CIP-51's CAN0ADR and CAN0DAT registers using the indirect indexed address method.

Please refer to the Bosch CAN User's Guide for information on the function and use of the Message Object Interface Registers.



18.5.3. Message Handler Registers

The Message Handler Registers are *read only* registers. Their flags can be read via the indexed access method with CAN0ADR, CAN0DATH, and CAN0DATL. The message handler registers provide interrupt, error, transmit/receive requests, and new data information.

Please refer to the Bosch CAN User's Guide for information on the function and use of the Message Handler Registers.

18.5.4. CIP-51 MCU Special Function Registers

C8051F040 family peripherals are modified, monitored, and controlled using Special Function Registers (SFR's). Most of the CAN Controller registers cannot be accessed *directly* using the SFR's. Three of the CAN Controller's registers may be accessed directly with SFR's. All other CAN Controller registers are accessed indirectly using three CIP-51 MCU SFR's: the CAN Data Registers (CAN0DATH and CAN0DATL) and CAN Address Register (CAN0ADR). In this way, there are a total of five CAN registers used to configure and run the CAN Controller.

18.5.5. Using CAN0ADR, CAN0DATH, and CANDATL To Access CAN Registers

Each CAN Controller Register has an index number (see Table 18.2 below). The CAN register address space is 128 words (256 bytes). A CAN register is accessed via the CAN Data Registers (CAN0DATH and CAN0DATL) when a CAN register's index number is placed into the CAN Address Register (CAN0ADR). For example, if the Bit Timing Register is to be configured with a new value, CAN0ADR is loaded with 0x03. The low byte of the desired value is accessed using CAN0DATL and the high byte of the bit timing register is accessed using CAN0DATL and the value 0x2304 into the Bit Timing Register:

CAN0ADR = 0x03; // Load Bit Timing Register's index (Table 18.1) CAN0DATH = 0x23; // Move the upper byte into data reg high byte CAN0DATL = 0x04; // Move the lower byte into data reg low byte

<u>Note:</u> CAN0CN, CAN0STA, and CAN0TST may be accessed either by using the index method, or by direct access with the CIP-51 MCU SFR's. CAN0CN is located at SFR location 0xF8/SFR page 1 (Figure 18.7), CAN0TST at 0xDB/SFR page 1 (Figure 18.8), and CAN0STA at 0xC0/SFR page 1 (Figure 18.9).

18.5.6. CAN0ADR Autoincrement Feature

For ease of programming message objects, CAN0ADR features autoincrementing for the index ranges 0x08 to 0x12 (Interface Registers 1) and 0x20 to 0x2A (Interface Registers 2). When the CAN0ADR register has an index in these ranges, the CAN0ADR will autoincrement by 1 to point to the next CAN register 16-bit word upon a read/write of <u>CAN0DATL</u>. This speeds programming of the frequently programmed interface registers when configuring message objects.

<u>NOTE:</u> Table 18.2 below supersedes Figure 5 in Section 3, "Programmer's Model" of the Bosch CAN User's Guide.

CAN REGISTER INDEX	REGISTER NAME	RESET VALUE	NOTES
0x00	CAN Control Register	0x0001	Accessible in CIP-51 SFR Map
0x01	Status Register	0x0000	Accessible in CIP-51 SFR Map
0x02	Error Register	0x0000	Read Only

Table 18.2.	CAN	Register	Index	and	Reset	Values
-------------	-----	----------	-------	-----	-------	--------





	CAN REGISTER INDEX	REGISTER NAME	RESET VALUE	NOTES
	0x03	Bit Timing Register	0x2301	Write Enabled by CCE Bit in CAN0CN
	0x04	Interrupt Register	0x0000	Read Only
	0x05	Test Register	0x0000	Bit 7 (RX) is determined by CAN bus
	0x06	BRP Extension Register	0x0000	Write Enabled by TEST bit in CAN0CN
	0x08	IF1 Command Request	0x0001	CAN0ADR autoincrements in IF1 index space (0x08 - 0x12) upon write to CAN0DATL
aSheet4U.	om 0x09	IF1 Command Mask	0x0000	CAN0ADR autoincrement upon write to CAN0DATL
	0x0A	IF1 Mask 1	0xFFFF	CAN0ADR autoincrement upon write to CAN0DATL
	0x0B	IF1 Mask 2	0xFFFF	CAN0ADR autoincrement upon write to CAN0DATL
	0x0C	IF1 Arbitration 1	0x0000	CAN0ADR autoincrement upon write to CAN0DATL
	0x0D	IF1 Arbitration 2	0x0000	CAN0ADR autoincrement upon write to CAN0DATL
	0x0E	IF1 Message Control	0x0000	CAN0ADR autoincrement upon write to CAN0DATL
	0x0F	IF1 Data A1	0x0000	CAN0ADR autoincrement upon write to CAN0DATL
	0x10	IF1 Data A2	0x0000	CAN0ADR autoincrement upon write to CAN0DATL
	0x11	IF1 Data B1	0x0000	CAN0ADR autoincrement upon write to CAN0DATL
	0x12	IF1 Data B2	0x0000	CAN0ADR autoincrement upon write to CAN0DATL
	0x20	IF2 Command Request	0x0001	CAN0ADR autoincrements in IF1 index space (0x08 - 0x12) upon write to CAN0DATL
	0x21	IF2 Command Mask	0x0000	CAN0ADR autoincrement upon write to CAN0DATL
	0x22	IF2 Mask 1	0xFFFF	CAN0ADR autoincrement upon write to CAN0DATL
	0x23	IF2 Mask 2	0xFFFF	CAN0ADR autoincrement upon write to CAN0DATL
	0x24	IF2 Arbitration 1	0x0000	CAN0ADR autoincrement upon write to CAN0DATL
	0x25	IF2 Arbitration 2	0x0000	CAN0ADR autoincrement upon write to CAN0DATL



C8051F040/1/2/3

	CAN REGISTER INDEX	REGISTER NAME	RESET VALUE	NOTES
	0x26	IF2 Message Control	0x0000	CAN0ADR autoincrement upon write to CAN0DATL
	0x27	IF2 Data A1	0x0000	CAN0ADR autoincrement upon write to CAN0DATL
	0x28	IF2 Data A2	0x0000	CAN0ADR autoincrement upon write to CAN0DATL
	0x29	IF2 Data B1	0x0000	CAN0ADR autoincrement upon write to CAN0DATL
/.DataSheet4U.	0x2A	IF2 Data B2	0x0000	CAN0ADR autoincrement upon write to CAN0DATL
	0x40	Transmission Request 1	0x0000	Transmission request flags for message objects (read only)
	0x41	Transmission Request 2	0x0000	Transmission request flags for message objects (read only)
	0x48	New Data 1	0x0000	New Data flags for message objects (read only)
	0x49	New Data 2	0x0000	New Data flags for message objects (read only)
	0x50	Interrupt Pending 1	0x0000	Interrupt pending flags for message objects (read only)
	0x51	Interrupt Pending 2	0x0000	Interrupt pending flags for message objects (read only)
	0x58	Message Valid 1	0x0000	Message valid flags for message objects (read only)
	0x59	Message Valid 2	0x0000	Message valid flags for message objects (read only)





Figure 18.4. CAN0DATH: CAN Data Access Register High Byte




Figure 18.5. CAN0DATL: CAN Data Access Register Low Byte






Figure 18.6. CAN0ADR: CAN Address Index Register





Figure 18.7. CAN0CN: CAN Control Register



C8051F040/1/2/3



Figure 18.8. CAN0TST: CAN Test Register





Figure 18.9. CAN0STA: CAN Status Register





19. SYSTEM MANAGEMENT BUS / I²C BUS (SMBUS0)

The SMBus0 I/O interface is a two-wire, bi-directional serial bus. SMBus0 is compliant with the System Management Bus Specification, version 1.1, and compatible with the I²C serial bus. Reads and writes to the interface by the system controller are byte oriented with the SMBus0 interface autonomously controlling the serial transfer of the data. A method of extending the clock-low duration is available to accommodate devices with different speed capabilities on the same bus.

SMBus0 may operate as a master and/or slave, and may function on a bus with multiple masters. SMBus0 provides control of SDA (serial data), SCL (serial clock) generation and synchronization, arbitration logic, and START/STOP control and generation. SMBus0 is controlled by SFRs as described in Section 19.4 on page 233.

vw.DataSheet4U.com





Figure 19.1. SMBus0 Block Diagram

C8051F040/1/2/3



Figure 19.2 shows a typical SMBus configuration. The SMBus0 interface will work at any voltage between 3.0 V and 5.0 V and different devices on the bus may operate at different voltage levels. The bi-directional SCL (serial clock) and SDA (serial data) lines must be connected to a positive power supply voltage through a pull-up resistor or similar circuit. Every device connected to the bus must have an open-drain or open-collector output for both the SCL and SDA lines, so that both are pulled high when the bus is free. The maximum number of devices on the bus is limited only by the requirement that the rise and fall times on the bus will not exceed 300 ns and 1000 ns, respectively.



19.1. Supporting Documents

It is assumed the reader is familiar with or has access to the following supporting documents:

- 1. The I^2C -bus and how to use it (including specifications), Philips Semiconductor.
- 2. The I²C-Bus Specification -- Version 2.0, Philips Semiconductor.
- 3. System Management Bus Specification -- Version 1.1, SBS Implementers Forum.



19.2. SMBus Protocol

Two types of data transfers are possible: data transfers from a master transmitter to an addressed slave receiver (WRITE), and data transfers from an addressed slave transmitter to a master receiver (READ). The master device initiates both types of data transfers and provides the serial clock pulses on SCL. Note: multiple master devices on the same bus are supported. If two or more masters attempt to initiate a data transfer simultaneously, an arbitration scheme is employed with a single master always winning the arbitration. Note that it is not necessary to specify one device as the master in a system; any device who transmits a START and a slave address becomes the master for that transfer.

A typical SMBus transaction consists of a START condition followed by an address byte (Bits7-1: 7-bit slave address; Bit0: R/W direction bit), one or more bytes of data, and a STOP condition. Each byte that is received (by a master or slave) must be acknowledged (ACK) with a low SDA during a high SCL (see Figure 19.3). If the receiving device does not ACK, the transmitting device will read a "not acknowledge" (NACK), which is a high SDA during a high SCL.

The direction bit (R/W) occupies the least-significant bit position of the address. The direction bit is set to logic 1 to indicate a "READ" operation and cleared to logic 0 to indicate a "WRITE" operation.

All transactions are initiated by a master, with one or more addressed slave devices as the target. The master generates the START condition and then transmits the slave address and direction bit. If the transaction is a WRITE operation from the master to the slave, the master transmits the data a byte at a time waiting for an ACK from the slave at the end of each byte. For READ operations, the slave transmits the data waiting for an ACK from the master at the end of each byte. At the end of the data transfer, the master generates a STOP condition to terminate the transaction and free the bus. Figure 19.3 illustrates a typical SMBus transaction.




Figure 19.3. SMBus Transaction

19.2.1. Arbitration

A master may start a transfer only if the bus is free. The bus is free after a STOP condition or after the SCL and SDA lines remain high for a specified time (see Section 19.2.4). In the event that two or more devices attempt to begin a transfer at the same time, an arbitration scheme is employed to force one master to give up the bus. The master devices continue transmitting until one attempts a HIGH while the other transmits a LOW. Since the bus is opendrain, the bus will be pulled LOW. The master attempting the HIGH will detect a LOW SDA and give up the bus. The winning master continues its transmission without interruption; the losing master becomes a slave and receives the rest of the transfer. This arbitration scheme is non-destructive: one device always wins, and no data is lost.

19.2.2. Clock Low Extension

SMBus provides a clock synchronization mechanism, similar to I²C, which allows devices with different speed capabilities to coexist on the bus. A clock-low extension is used during a transfer in order to allow slower slave devices to communicate with faster masters. The slave may temporarily hold the SCL line LOW to extend the clock low period, effectively decreasing the serial clock frequency.

C8051F040/1/2/3



19.2.3. SCL Low Timeout

If the SCL line is held low by a slave device on the bus, no further communication is possible. Furthermore, the master cannot force the SCL line high to correct the error condition. To solve this problem, the SMBus protocol specifies that devices participating in a transfer must detect any clock cycle held low longer than 25 ms as a "timeout" condition. Devices that have detected the timeout condition must reset the communication no later than 10 ms after detecting the timeout condition.

19.2.4. SCL High (SMBus Free) Timeout

The SMBus specification stipulates that if the SCL and SDA lines remain high for more that 50 μ s, the bus is designated as free. If an SMBus device is waiting to generate a Master START, the START will be generated following the bus free timeout.





19.3. SMBus Transfer Modes

The SMBus0 interface may be configured to operate as a master and/or a slave. At any particular time, the interface will be operating in one of the following modes: Master Transmitter, Master Receiver, Slave Transmitter, or Slave Receiver. See Table 19.1 for transfer mode status decoding using the SMB0STA status register. The following mode descriptions illustrate an interrupt-driven SMBus0 application; SMBus0 may alternatively be operated in polled mode.

19.3.1. Master Transmitter Mode

Serial data is transmitted on SDA while the serial clock is output on SCL. SMBus0 generates a START condition and then transmits the first byte containing the address of the target slave device and the data direction bit. In this case the data direction bit (R/W) will be logic 0 to indicate a "WRITE" operation. The SMBus0 interface transmits one or more bytes of serial data, waiting for an acknowledge (ACK) from the slave after each byte. To indicate the end of the serial transfer, SMBus0 generates a STOP condition.






19.3.2. Master Receiver Mode

Serial data is received on SDA while the serial clock is output on SCL. The SMBus0 interface generates a START followed by the first data byte containing the address of the target slave and the data direction bit. In this case the data direction bit (R/W) will be logic 1 to indicate a "READ" operation. The SMBus0 interface receives serial data from the slave and generates the clock on SCL. After each byte is received, SMBus0 generates an ACK or NACK depending on the state of the AA bit in register SMB0CN. SMBus0 generates a STOP condition to indicate the end of the serial transfer.





C8051F040/1/2/3



19.3.3. Slave Transmitter Mode

Serial data is transmitted on SDA while the serial clock is received on SCL. The SMBus0 interface receives a START followed by data byte containing the slave address and direction bit. If the received slave address matches the address held in register SMB0ADR, the SMBus0 interface generates an ACK. SMBus0 will also ACK if the general call address (0x00) is received and the General Call Address Enable bit (SMB0ADR.0) is set to logic 1. In this case the data direction bit (R/W) will be logic 1 to indicate a "READ" operation. The SMBus0 interface receives the clock on SCL and transmits one or more bytes of serial data, waiting for an ACK from the master after each byte. SMBus0 exits slave mode after receiving a STOP condition from the master.





Figure 19.6. Typical Slave Transmitter Sequence

19.3.4. Slave Receiver Mode

Serial data is received on SDA while the serial clock is received on SCL. The SMBus0 interface receives a START followed by data byte containing the slave address and direction bit. If the received slave address matches the address held in register SMB0ADR, the interface generates an ACK. SMBus0 will also ACK if the general call address (0x00) is received and the General Call Address Enable bit (SMB0ADR.0) is set to logic 1. In this case the data direction bit (R/W) will be logic 0 to indicate a "WRITE" operation. The SMBus0 interface receives one or more bytes of serial data; after each byte is received, the interface transmits an ACK or NACK depending on the state of the AA bit in SMB0CN. SMBus0 exits Slave Receiver Mode after receiving a STOP condition from the master.







19.4. SMBus Special Function Registers

The SMBus0 serial interface is accessed and controlled through five SFR's: SMB0CN Control Register, SMB0CR Clock Rate Register, SMB0ADR Address Register, SMB0DAT Data Register and SMB0STA Status Register. The five special function registers related to the operation of the SMBus0 interface are described in the following sections.

19.4.1. Control Register

The SMBus0 Control register SMB0CN is used to configure and control the SMBus0 interface. All of the bits in the register can be read or written by software. Two of the control bits are also affected by the SMBus0 hardware. The Serial Interrupt flag (SI, SMB0CN.3) is set to logic 1 by the hardware when a valid serial interrupt condition occurs. It can only be cleared by software. The Stop flag (STO, SMB0CN.4) is set to logic 1 by software. It is cleared to logic 0 by hardware when a STOP condition is detected on the bus.

Setting the ENSMB flag to logic 1 enables the SMBus0 interface. Clearing the ENSMB flag to logic 0 disables the SMBus0 interface and removes it from the bus. Momentarily clearing the ENSMB flag and then resetting it to logic 1 will reset SMBus0 communication. However, ENSMB should not be used to temporarily remove a device from the bus since the bus state information will be lost. Instead, the Assert Acknowledge (AA) flag should be used to temporarily remove the device from the bus (see description of AA flag below).

Setting the Start flag (STA, SMB0CN.5) to logic 1 will put SMBus0 in a master mode. If the bus is free, SMBus0 will generate a START condition. If the bus is not free, SMBus0 waits for a STOP condition to free the bus and then generates a START condition after a 5 μ s delay per the SMB0CR value (In accordance with the SMBus protocol, the SMBus0 interface also considers the bus free if the bus is idle for 50 μ s and no STOP condition was recognized). If STA is set to logic 1 while SMBus0 is in master mode and one or more bytes have been transferred, a repeated START condition will be generated.

When the Stop flag (STO, SMB0CN.4) is set to logic 1 while the SMBus0 interface is in master mode, the interface generates a STOP condition. In a slave mode, the STO flag may be used to recover from an error condition. In this case, a STOP condition is not generated on the bus, but the SMBus hardware behaves as if a STOP condition has been received and enters the "not addressed" slave receiver mode. Note that this simulated STOP will not cause the bus to appear free to SMBus0. The bus will remain occupied until a STOP appears on the bus or a Bus Free Timeout occurs. Hardware automatically clears the STO flag to logic 0 when a STOP condition is detected on the bus.

The Serial Interrupt flag (SI, SMB0CN.3) is set to logic 1 by hardware when the SMBus0 interface enters one of 27 possible states. If interrupts are enabled for the SMBus0 interface, an interrupt request is generated when the SI flag is set. The SI flag must be cleared by software.

Important Note: If SI is set to logic 1 while the SCL line is low, the clock-low period of the serial clock will be stretched and the serial transfer is suspended until SI is cleared to logic 0. A high level on SCL is not affected by the setting of the SI flag.

The Assert Acknowledge flag (AA, SMB0CN.2) is used to set the level of the SDA line during the acknowledge clock cycle on the SCL line. Setting the AA flag to logic 1 will cause an ACK (low level on SDA) to be sent during the acknowledge cycle if the device has been addressed. Setting the AA flag to logic 0 will cause a NACK (high level on SDA) to be sent during acknowledge cycle. After the transmission of a byte in slave mode, the slave can be temporarily removed from the bus by clearing the AA flag. The slave's own address and general call address will be ignored. To resume operation on the bus, the AA flag must be reset to logic 1 to allow the slave's address to be recognized.

Setting the SMBus0 Free Timer Enable bit (FTE, SMB0CN.1) to logic 1 enables the timer in SMB0CR. When SCL goes high, the timer in SMB0CR counts up. A timer overflow indicates a free bus timeout: if SMBus0 is waiting to

C8051F040/1/2/3



generate a START, it will do so after this timeout. The bus free period should be less than 50 μ s (see Figure 19.9, SMBus0 Clock Rate Register).

When the TOE bit in SMB0CN is set to logic 1, Timer 4 is used to detect SCL low timeouts. If Timer 4 is enabled (see Section "23.2. Timer 2, Timer 3, and Timer 4" on page 279), Timer 4 is forced to reload when SCL is high, and forced to count when SCL is low. With Timer 4 enabled and configured to overflow after 25 ms (and TOE set), a Timer 4 overflow indicates a SCL low timeout; the Timer 4 interrupt service routine can then be used to reset SMBus0 communication in the event of an SCL low timeout.

R	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Valu
BUSY	ENSMB	STA	STO	SI	AA	FTE	TOE	0000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit
							SFR Address SFR Page	
Bit7:	BUSY: Busy S 0: SMBus0 is 1: SMBus0 is	free						
Bit6:	ENSMB: SMI This bit enable 0: SMBus0 di	Bus Enable. es/disables t	he SMBus se	erial interface	2.			
Bit5:	1: SMBus0 en STA: SMBus	abled.						
	0: No START 1: When opera free, the STAR been transmitt ted.	ating as a marked or receiv	aster, a STAF	RT condition STOP is rece	ived.) If ST.	A is set after	one or more	e bytes have
Bit4:	STO: SMBus 0: No STOP c 1: Setting STC received, hard ted followed b if a STOP con	ondition is t D to logic 1 o ware clears by a START	causes a STC STO to logic condition. Ir	0. If both S	ГA and STO	are set, a ST	OP condition	on is transm
Bit3:	SI: SMBus Se This bit is set not cause SI to the SMBus int cleared by sof	rial Interrup by hardware b be set.) Wi terrupt servi	t Flag. when one of hen the SI in	terrupt is ena	bled, setting	g this bit caus	ses the CPU	to vector to
Bit2:	AA: SMBus A This bit define 0: A "not ackr 1: An "acknow	Assert Ackno es the type o nowledge" (l	f acknowled high level on	ge returned d SDA) is retu	urned during	g the acknow	ledge cycle.	SCL line.
Bit1:	FTE: SMBus 0: No timeout 1: Timeout wh	Free Timer	Enable Bit is high		-			
Bit0:	TOE: SMBus		able Bit					


Figure 19.8. SMB0CN: SMBus0 Control Register

C8051F040/1/2/3



19.4.2. Clock Rate Register

Figure 19.9. SMB0CR: SMBus0 Clock Rate Register



C8051F040/1/2/3




19.4.3. Data Register

The SMBus0 Data register SMB0DAT holds a byte of serial data to be transmitted or one that has just been received. Software can read or write to this register while the SI flag is set to logic 1; software should not attempt to access the SMB0DAT register when the SMBus is enabled and the SI flag reads logic 0 since the hardware may be in the process of shifting a byte of data in or out of the register.

Data in SMB0DAT is always shifted out MSB first. After a byte has been received, the first bit of received data is located at the MSB of SMB0DAT. While data is being shifted out, data on the bus is simultaneously being shifted in. Therefore, SMB0DAT always contains the last data byte present on the bus. In the event of lost arbitration, the transition from master transmitter to slave receiver is made with the correct data in SMB0DAT.

w.DataSheet4U.com

Figure 19.10. SMB0DAT: SMBus0 Data Register



19.4.4. Address Register

The SMB0ADR Address register holds the slave address for the SMBus0 interface. In slave mode, the seven mostsignificant bits hold the 7-bit slave address. The least significant bit (Bit0) is used to enable the recognition of the general call address (0x00). If Bit0 is set to logic 1, the general call address will be recognized. Otherwise, the general call address is ignored. The contents of this register are ignored when SMBus0 is operating in master mode.

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
SLV6	SLV5	SLV4	SLV3	SLV2	SLV1	SLV0	GC	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	-
							SFR Address: SFR Page:	0xC3 0
Bits7-1:	SLV6-SLV0: These bits are slave transmit the first bit of	loaded with ter or slave	the 7-bit slav receiver. SLV	76 is the mos		1		

Figure 19.11. SMB0ADR: SMBus0 Address Register



19.4.5. Status Register

The SMB0STA Status register holds an 8-bit status code indicating the current state of the SMBus0 interface. There are 28 possible SMBus0 states, each with a corresponding unique status code. The five most significant bits of the status code vary while the three least-significant bits of a valid status code are fixed at zero when SI = '1'. Therefore, all possible status codes are multiples of eight. This facilitates the use of status codes in software as an index used to branch to appropriate service routines (allowing 8 bytes of code to service the state or jump to a more extensive service routine).

For the purposes of user software, the contents of the SMB0STA register is only defined when the SI flag is logic 1. Software should never write to the SMB0STA register; doing so will yield indeterminate results. The 28 SMBus0 states, along with their corresponding status codes, are given in Table 1.1.

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
STA7	STA6	STA5	STA4	STA3	STA2	STA1	STA0	11111000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	_
							SFR Address SFR Page	
Bits7-3:	STA7-STA3: These bits cor responds to a (SMB0CN.3) Writing to the	ntain the SM single SMB is set to logi	Bus0 Status is state. A va c 1. The con	alid status co tent of SMB	de is present 0STA is not	in SMB0ST defined whe	A when the n the SI flag	SI flag
Bits2-0:	STA2-STA0: ' is logic 1.	The three lea	st significan	t bits of SMI	30STA are al	ways read as	s logic 0 whe	en the SI flag

Figure 19.12. SMB0STA: SMBus0 Status Register

C8051F040/1/2/3



	Mode	Status Code	SMBus State	Typical Action
	R 7	0x08	START condition transmitted.	Load SMB0DAT with Slave Address + R/W. Clear STA.
	MT/ MR	0x10	Repeated START condition transmitted.	Load SMB0DAT with Slave Address + R/W. Clear STA.
v.DataSheet4U.	.om	0x18	Slave Address + W transmitted. ACK received.	Load SMB0DAT with data to be transmit- ted.
	mitter	0x20	Slave Address + W transmitted. NACK received.	Acknowledge poll to retry. Set STO + STA.
	Master Transmitter	0x28	Data byte transmitted. ACK received.	 Load SMB0DAT with next byte, OR Set STO, OR Clear STO then set STA for repeated START.
	Ma	0x30	Data byte transmitted. NACK received.	1) Retry transfer OR 2) Set STO.
		0x38	Arbitration Lost.	Save current data.
	eiver	0x40	Slave Address + R transmitted. ACK received.	If only receiving one byte, clear AA (send NACK after received byte). Wait for received data.
	r Rec	0x48	Slave Address + R transmitted. NACK received.	Acknowledge poll to retry. Set STO + STA.
	Master Receiver	0x50	Data byte received. ACK transmitted.	Read SMB0DAT. Wait for next byte. If next byte is last byte, clear AA.
		0x58	Data byte received. NACK transmitted.	Set STO.



Mode	Status Code	SMBus State	Typical Action
	0x60	Own slave address + W received. ACK trans- mitted.	Wait for data.
	0x68	Arbitration lost in sending SLA + R/W as mas- ter. Own address + W received. ACK transmit- ted.	Save current data for retry when bus is free. Wait for data.
.com	0x70	General call address received. ACK transmit- ted.	Wait for data.
Slave Receiver	0x78	Arbitration lost in sending SLA + R/W as mas- ter. General call address received. ACK trans- mitted.	Save current data for retry when bus is free.
slave I	0x80	Data byte received. ACK transmitted.	Read SMB0DAT. Wait for next byte or STOP.
0)	0x88	Data byte received. NACK transmitted.	Set STO to reset SMBus.
	0x90	Data byte received after general call address. ACK transmitted.	Read SMB0DAT. Wait for next byte or STOP.
	0x98	Data byte received after general call address. NACK transmitted.	Set STO to reset SMBus.
	0xA0	STOP or repeated START received.	No action necessary.
	0xA8	Own address + R received. ACK transmitted.	Load SMB0DAT with data to transmit.
Slave Transmitter	0xB0	Arbitration lost in transmitting SLA + R/W as master. Own address + R received. ACK transmitted.	Save current data for retry when bus is free. Load SMB0DAT with data to transmit.
Tra	0xB8	Data byte transmitted. ACK received.	Load SMB0DAT with data to transmit.
ave	0xC0	Data byte transmitted. NACK received.	Wait for STOP.
Sig	0xC8	Last data byte transmitted (AA=0). ACK received.	Set STO to reset SMBus.
Slave	0xD0	SCL Clock High Timer per SMB0CR timed out	Set STO to reset SMBus.
_	0x00	Bus Error (illegal START or STOP)	Set STO to reset SMBus.
A	0xF8	Idle	State does not set SI.

Table 19.1. SMB0STA Status Codes and States





Notes

www.DataSheet4U.com

DS005-1.2MAY03 © 2003 Cygnal Integrated Products, Inc. www.DataSheet4U.com



20. ENHANCED SERIAL PERIPHERAL INTERFACE (SPI0)

The Enhanced Serial Peripheral Interface (SPI0) provides access to a flexible, full-duplex synchronous serial bus. SPI0 can operate as a master or slave device in both 3-wire or 4-wire modes, and supports multiple masters and slaves on a single SPI bus. The slave-select (NSS) signal can be configured as an input to select SPI0 in slave mode, or to disable Master Mode operation in a multi-master environment, avoiding contention on the SPI bus when more than one master attempts simultaneous data transfers. NSS can also be configured as a chip-select output in master mode, or disabled for 3-wire operation. Additional general purpose port I/O pins can be used to select multiple slave devices in master mode.




Figure 20.1. SPI Block Diagram

C8051F040/1/2/3



20.1. Signal Descriptions

The four signals used by SPI0 (MOSI, MISO, SCK, NSS) are described below.

20.1.1. Master Out, Slave In (MOSI)

The master-out, slave-in (MOSI) signal is an output from a master device and an input to slave devices. It is used to serially transfer data from the master to the slave. This signal is an output when SPI0 is operating as a master and an input when SPI0 is operating as a slave. Data is transferred most-significant bit first. When configured as a master, MOSI is driven by the MSB of the shift register in both 3- and 4-wire mode.

20.1.2. Master In, Slave Out (MISO)

The master-in, slave-out (MISO) signal is an output from a slave device and an input to the master device. It is used to serially transfer data from the slave to the master. This signal is an input when SPI0 is operating as a master and an output when SPI0 is operating as a slave. Data is transferred most-significant bit first. The MISO pin is placed in a high-impedance state when the SPI module is disabled and when the SPI operates in 4-wire mode as a slave that is not selected. When acting as a slave in 3-wire mode, MISO is always driven by the MSB of the shift register.

20.1.3. Serial Clock (SCK)

The serial clock (SCK) signal is an output from the master device and an input to slave devices. It is used to synchronize the transfer of data between the master and slave on the MOSI and MISO lines. SPI0 generates this signal when operating as a master. The SCK signal is ignored by a SPI slave when the slave is not selected (NSS = 1) in 4-wire slave mode.

20.1.4. Slave Select (NSS)

The function of the slave-select (NSS) signal is dependent on the setting of the NSSMD1 and NSSMD0 bits in the SPI0CN register. There are three possible modes that can be selected with these bits:

1. NSSMD[1:0] = 00: 3-Wire Master or 3-Wire Slave Mode: SPI0 operates in 3-wire mode, and NSS is disabled. When operating as a slave device, SPI0 is always selected in 3-wire mode. Since no select signal is present, SPI0 can be the only slave on the bus in 3-wire mode. This is intended for point-to-point communication between a master and one slave.

2. NSSMD[1:0] = 01: 4-Wire Slave or Multi-Master Mode: SPI0 operates in 4-wire mode, and NSS is enabled as an input. When operating as a slave, NSS selects the SPI0 device. When operating as a master, a 1-to-0 transition of the NSS signal disables the master function of SPI0 so that multiple master devices can be used on the same SPI bus.

3. NSSMD[1:0] = 1x: 4-Wire Master Mode: SPI0 operates in 4-wire mode, and NSS is enabled as an output. The setting of NSSMD0 determines what logic level the NSS pin will output. This configuration should only be used when operating SPI0 as a master device.

See Figure 20.2, Figure 20.3, and Figure 20.4 for typical connection diagrams of the various operational modes. Note that the setting of NSSMD bits affects the pinout of the device. When in 3-wire master or 3-wire slave mode, the NSS pin will not be mapped by the crossbar. In all other modes, the NSS signal will be mapped to a pin on the device. See Section "17.1. Ports 0 through 3 and the Priority Crossbar Decoder" on page 190 for general purpose port I/ O and crossbar information.



20.2. SPI0 Master Mode Operation

A SPI master device initiates all data transfers on a SPI bus. SPI0 is placed in master mode by setting the Master Enable flag (MSTEN, SPI0CN.6). Writing a byte of data to the SPI0 data register (SPI0DAT) when in master mode writes to the transmit buffer. If the SPI shift register is empty, the byte in the transmit buffer is moved to the shift register, and a data transfer begins. The SPI0 master immediately shifts out the data serially on the MOSI line while providing the serial clock on SCK. The SPIF (SPI0CN.7) flag is set to logic 1 at the end of the transfer. If interrupts are enabled, an interrupt request is generated when the SPIF flag is set. While the SPI0 master transfers data to a slave on the MOSI line, the addressed SPI slave device simultaneously transfers the contents of its shift register to the SPI master on the MISO line in a full-duplex operation. Therefore, the SPIF flag serves as both a transmit-complete and receive-data-ready flag. The data byte received from the slave is transferred MSB-first into the master's shift register. When a byte is fully shifted into the register, it is moved to the receive buffer where it can be read by the processor by reading SPI0DAT.

When configured as a master, SPI0 can operate in one of three different modes: multi-master mode, 3-wire single-master mode. The default, multi-master mode is active when NSSMD1 (SPI0CN.3) = 0 and NSSMD0 (SPI0CN.2) = 1. In this mode, NSS is an input to the device, and is used to disable the master SPI0 when another master is accessing the bus. When NSS is pulled low in this mode, MSTEN (SPI0CN.6) and SPIEN (SPI0CN.0) are set to 0 to disable the SPI master device, and a Mode Fault is generated (MODF, SPI0CN.5 = 1). Mode Fault will generate and interrupt if enabled. SPI0 must be manually re-enabled in software under these circumstances. In multi-master systems, devices will typically default to being slave devices while they are not acting as the system master device. In multi-master mode, slave devices can be addressed individually (if needed) using general-purpose I/O pins. Figure 20.2 shows a connection diagram between two master devices in multiple-master mode.

3-wire single-master mode is active when NSSMD1 (SPI0CN.3) = 0 and NSSMD0 (SPI0CN.2) = 0. In this mode, NSS is not used, and does not get mapped to an external port pin through the crossbar. Any slave devices that must be addressed in this mode should be selected using general-purpose I/O pins. Figure 20.3 shows a connection diagram between a master device in 3-wire master mode and a slave device.

4-wire single-master mode is active when NSSMD1 (SPI0CN.3) = 1. In this mode, NSS is configured as an output pin, and can be used as a slave-select signal for a single SPI device. In this mode, the output value of NSS is controlled (in software) with the bit NSSMD0 (SPI0CN.2). Additional slave devices can be addressed using general-purpose I/O pins. Figure 20.4 shows a connection diagram for a master device in 4-wire master mode and two slave devices.





Figure 20.2. Multiple-Master Mode Connection Diagram




Figure 20.3. 3-Wire Single Master and 3-Wire Single Slave Mode Connection Diagram

ww.DataSheet4U.com





Figure 20.4. 4-Wire Single Master Mode and 4-Wire Slave Mode Connection Diagram





20.3. SPI0 Slave Mode Operation

When SPI0 is enabled and not configured as a master, it will operate as a SPI slave. As a slave, bytes are shifted in through the MOSI pin and out through the MISO pin by a master device controlling the SCK signal. A bit counter in the SPI0 logic counts SCK edges. When 8 bits have been shifted through the shift register, the SPIF flag is set to logic 1, and the byte is copied into the receive buffer. Data is read from the receive buffer by reading SPI0DAT. A slave device cannot initiate transfers. Data to be transferred to the master device is pre-loaded into the shift register by writing to SPI0DAT. Writes to SPI0DAT are double-buffered, and are placed in the transmit buffer first. If the shift register is empty, the contents of the transmit buffer will immediately be transferred into the shift register. When the shift register already contains data, the SPI will wait until the byte is transferred before loading it with the transmit buffer's contents.

When configured as a slave, SPI0 can be configured for 4-wire or 3-wire operation. The default, 4-wire slave mode, is active when NSSMD1 (SPI0CN.3) = 0 and NSSMD0 (SPI0CN.2) = 1. In 4-wire mode, the NSS signal is routed to a port pin and configured as a digital input. SPI0 is enabled when NSS is logic 0, and disabled when NSS is logic 1. The bit counter is reset on a falling edge of NSS. Note that the NSS signal must be driven low at least 2 system clocks before the first active edge of SCK for each byte transfer. Figure 20.4 shows a connection diagram between two slave devices in 4-wire slave mode and a master device.

3-wire slave mode is active when NSSMD1 (SPI0CN.3) = 0 and NSSMD0 (SPI0CN.2) = 0. NSS is not used in this mode, and does not get mapped to an external port pin through the crossbar. Since there is no way of uniquely addressing the device in 3-wire slave mode, SPI0 must be the only slave device present on the bus. It is important to note that in 3-wire slave mode there is no external means of resetting the bit counter that determines when a full byte has been received. The bit counter can only be reset by disabling and re-enabling SPI0 with the SPIEN bit. Figure 20.3 shows a connection diagram between a slave device in 3-wire slave mode and a master device.

20.4. SPI0 Interrupt Sources

When SPI0 interrupts are enabled, the following four flags will generate an interrupt when they are set to logic 1:

Note all of the following bits must be cleared by software.

1. The SPI Interrupt Flag, SPIF (SPI0CN.7) is set to logic 1 at the end of each byte transfer. This flag can occur in all SPI0 modes.

2. The Write Collision Flag, WCOL (SPI0CN.6) is set to logic 1 if a write to SPI0DAT is attempted when the transmit buffer has not been emptied to the SPI shift register. When this occurs, the write to SPI0DAT will be ignored, and the transmit buffer will not be written. This flag can occur in all SPI0 modes.

3. The Mode Fault Flag MODF (SPI0CN.5) is set to logic 1 when SPI0 is configured as a master, and for multi-master mode and the NSS pin is pulled low. When a Mode Fault occurs, the MSTEN and SPIEN bits in SPI0CN are set to logic 0 to disable SPI0 and allow another master device to access the bus.

4. The Receive Overrun Flag RXOVRN (SPI0CN.4) is set to logic 1 when configured as a slave, and a transfer is completed and the receive buffer still holds an unread byte from a previous transfer. The new byte is not transferred to the receive buffer, allowing the previously received data byte to be read. The data byte which caused the overrun is lost.

C8051F040/1/2/3




20.5. Serial Clock Timing

As shown in Figure 20.5, four combinations of serial clock phase and polarity can be selected using the clock control bits in the SPI0 Configuration Register (SPI0CFG). The CKPHA bit (SPI0CFG.5) selects one of two clock phases (edge used to latch the data). The CKPOL bit (SPI0CFG.4) selects between an active-high or active-low clock. Both master and slave devices must be configured to use the same clock phase and polarity. Note: SPI0 should be disabled (by clearing the SPIEN bit, SPI0CN.0) when changing the clock phase or polarity.

Note that in master mode, the SPI samples MISO one system clock before the inactive edge of SCK (the edge where MOSI changes state) to provide maximum settling time for the slave device.

The SPI0 Clock Rate Register (SPI0CKR) as shown in Figure 20.8 controls the master mode serial clock frequency. This register is ignored when operating in slave mode. When the SPI is configured as a master, the maximum data transfer rate (bits/sec) is one-half the system clock frequency. When the SPI is configured as a slave, the maximum data transfer rate (bits/sec) for full-duplex operation is 1/10 the system clock frequency, provided that the master issues SCK, NSS (in 4-wire slave mode), and the serial input data synchronously with the system clock. If the master issues SCK, NSS, and the serial input data asynchronously, the maximum data transfer rate (bits/sec) must be less than 1/10 the system clock frequency. In the special case where the master only wants to transmit data to the slave and does not need to receive data from the slave (i.e. half-duplex operation), the SPI slave can receive data at a maximum data transfer rate (bits/sec) of 1/4 the system clock frequency. This is provided that the master issues SCK, NSS, and the serial input data synchronously with the system slave scck, NSS, and the serial input data transfer rate (bits/sec) of 1/4 the system clock frequency. This is provided that the master issues SCK, NSS, and the serial input data synchronously with the system clock.





C8051F040/1/2/3



20.6. SPI Special Function Registers

SPI0 is accessed and controlled through four special function registers in the system controller: SPI0CN Control Register, SPI0DAT Data Register, SPI0CFG Configuration Register, and SPI0CKR Clock Rate Register. The four special function registers related to the operation of the SPI0 Bus are described in the following figures.

Figure 20.6. SPI0CFG: SPI0 Configuration Register

R	R/W	R/W	R/W	R	R	R	R	Reset Value
SPIBSY	MSTEN	СКРНА	CKPOL	SLVSEL	NSSIN	SRMT	RXBMT	00000111
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
							SFR Address:	
							SFR Page:	0
Bit 7:	SPIBSY: SPI	Busy.						
210 /1	This bit is set	•	hen a SPI tra	unsfer is in pi	ogress (Mas	ter or slave	Mode).	
Bit 6:	MSTEN: Mas			F				
	0: Disable ma	ster mode. (Operate in sla	ive mode.				
	1: Enable mas		1					
Bit 5:	CKPHA: SPI							
	This bit contr	ols the SPI0	clock phase.					
	0: Data sampl		-					
	1: Data sampl							
Bit 4:	CKPOL: SPI		-					
	This bit contr	ols the SPI0	clock polarit	ty.				
	0: SCK line lo	ow in idle sta	ate.	-				
	1: SCK line h	igh in idle st	tate.					
Bit 3:	SLVSEL: Sla	ve Selected	Flag.					
	This bit is set	to logic 1 w	henever the	NSS pin is lo	w indicating	g SPI0 is the	selected slav	e. It is
	cleared to log	ic 0 when N	SS is high (s	lave not sele	cted). This b	it does not ii	ndicate the in	stantaneou
	value at the N	ISS pin, but	rather a de-g	litched version	on of the pin	input.		
Bit 2:	NSSIN: NSS	Instantaneou	us Pin Input.					
	This bit mimi	cs the instan	taneous valu	e that is prese	ent on the NS	SS port pin a	t the time tha	t the registe
	is read. This i	nput is not d	le-glitched.					
Bit 1:	SRMT: Shift							
	This bit will b							
	no new inform							
	to logic 0 whe	en a data byte	e is transferre	ed to the shift	register from	n the transm	it buffer or by	/ a transitio
	on SCK.							
	NOTE: SRM							
Bit 0:	RXBMT: Rec		1 • \		/			
	This bit will b							
	If there is new	v information	n available in	the receive	buffer that ha	as not been r	ead, this bit v	vill return t
	logic 0.							
	NOTE: RXBI							

C8051F040/1/2/3



Figure 20.7. SPI0CN: SPI0 Control Register

	R/W	R/W	R/W	R/W	R/W	R/W	R	R/W	Reset Value	
	SPIF	WCOL	MODF	RXOVRN	NSSMD1	NSSMD0	TXBMT	SPIEN	00000110	
	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit Addressable	
									R Address: 0xF8 SFR Page: 0	
	Bit 7:	SPIF: SPI0 Interrupt Flag. This bit is set to logic 1 by hardware at the end of a data transfer. If interrupts are enabled, setting this bit causes the CPU to vector to the SPI0 interrupt service routine. This bit is not automatically cleared by hardware. It must be cleared by software.								
U.c										
	Bit 6:	WCOL: Write	e Collision F	lag.						
		This bit is set to logic 1 by hardware (and generates a SPI0 interrupt) to indicate a write to the SPI0 data register was attempted while a data transfer was in progress. It must be cleared by software.								
	Bit 5:									
This bit is set to logic 1 by hardware (and generates a SPI0 interrupt) when a master datasted (NSS is law, MSTEN = 1, and NSSMD[1:0] = 01). This bit is not automat										
	detected (NSS is low, MSTEN = 1, and NSSMD[1:0] = 01). This bit is not automatically cle hardware. It must be cleared by software.								y cleared by	
	Bit 4:	RXOVRN: Receive Overrun Flag (Slave Mode only).								
		This bit is set to logic 1 by hardware (and generates a SPI0 interrupt) when the receive buffer still holds unread data from a previous transfer and the last bit of the current transfer is shifted into the								
		SPI0 shift register. This bit is not automatically cleared by hardware. It must be cleared by software.								
	Bits 3-2:	NSSMD1-NS								
Selects between the following NSS operation modes: (See Section "20.2. SPI0 Master Mode Operation" on page 243 and Section "20.3. S								on " 20.3. SF	PIO Slave	
		-	e Operation" on page 245).							
00: 3-Wire Slave or 3-wire Master Mode. NSS signal is n 01: 4-Wire Slave or Multi-Master Mode (Default). NSS is										
		1x: 4-Wire Single-Master Mode. NSS signal is mapped as an output from the device and will assu								
the value of NSSMD0. Bit 1: TXBMT: Transmit Buffer Empty.										
	Dit 1.	This bit will b	be set to logic	c 0 when new						
		transmit buffe safe to write a				er, this bit will	l be set to log	gic 1, indica	ting that it is	
	Bit 0:	SPIEN: SPIO			unei.					
		This bit enable		he SPI.						
0: SPI disabled. 1: SPI enabled.										



Figure 20.8. SPI0CKR: SPI0 Clock Rate Register









Figure 20.9. SPI0DAT: SPI0 Data Register





21. UART0

UART0 is an enhanced serial port with frame error detection and address recognition hardware. UART0 may operate in full-duplex asynchronous or half-duplex synchronous modes, and mutiproccessor communication is fully supported. Receive data is buffered in a holding register, allowing UART0 to start reception of a second incoming data byte before software has finished reading the previous data byte. A Receive Overrun bit indicates when new received data is latched into the receive buffer before the previously received byte has been read.

UART0 is accessed via its associated SFR's, Serial Control (SCON0) and Serial Data Buffer (SBUF0). The single SBUF0 location provides access to both transmit and receive registers. Reading SCON0 accesses the Receive register and writing SCON0 accesses the Transmit register.

UART0 may be operated in polled or interrupt mode. UART0 has two sources of interrupts: a Transmit Interrupt flag, TI0 (SCON0.1) set when transmission of a data byte is complete, and a Receive Interrupt flag, RI0 (SCON0.0) set when reception of a data byte is complete. UART0 interrupt flags are not cleared by hardware when the CPU vectors to the interrupt service routine; they must be cleared manually by software. This allows software to determine the cause of the UART0 interrupt (transmit complete or receive complete).




Figure 21.1. UARTO Block Diagram

C8051F040/1/2/3



21.1. UART0 Operational Modes

UART0 provides four operating modes (one synchronous and three asynchronous) selected by setting configuration bits in the SCON0 register. These four modes offer different baud rates and communication protocols. The four modes are summarized in Table 21.1.

Mode Synchronization		Baud Clock	Data Bits	Start/Stop Bits
0	Synchronous	SYSCLK / 12	8	None
1	Asynchronous	Timer 1, 2, 3, or 4 Overflow	8	1 Start, 1 Stop
2	Asynchronous	SYSCLK / 32 or SYSCLK / 64	9	1 Start, 1 Stop
3	Asynchronous	Timer 1, 2, 3, or 4 Overflow	9	1 Start, 1 Stop

Table 21.1. UART0 Modes


21.1.1. Mode 0: Synchronous Mode

Mode 0 provides synchronous, half-duplex communication. Serial data is transmitted and received on the RX0 pin. The TX0 pin provides the shift clock for both transmit and receive. The MCU must be the master since it generates the shift clock for transmission in both directions (see the interconnect diagram in Figure 21.3).

Data transmission begins when an instruction writes a data byte to the SBUF0 register. Eight data bits are transferred LSB first (see the timing diagram in Figure 21.2), and the TI0 Transmit Interrupt Flag (SCON0.1) is set at the end of the eighth bit time. Data reception begins when the REN0 Receive Enable bit (SCON0.4) is set to logic 1 and the RI0 Receive Interrupt Flag (SCON0.0) is cleared. One cycle after the eighth bit is shifted in, the RI0 flag is set and reception stops until software clears the RI0 bit. An interrupt will occur if enabled when either TI0 or RI0 are set.

The Mode 0 baud rate is SYSCLK / 12. RX0 is forced to open-drain in Mode 0, and an external pull-up will typically be required.

Figure 21.2. UART0 Mode 0 Timing Diagram






21.1.2. Mode 1: 8-Bit UART, Variable Baud Rate

Mode 1 provides standard asynchronous, full duplex communication using a total of 10 bits per data byte: one start bit, eight data bits (LSB first), and one stop bit. Data are transmitted from the TX0 pin and received at the RX0 pin. On receive, the eight data bits are stored in SBUF0 and the stop bit goes into RB80 (SCON0.2).

Data transmission begins when an instruction writes a data byte to the SBUF0 register. The TI0 Transmit Interrupt Flag (SCON0.1) is set at the end of the transmission (the beginning of the stop-bit time). Data reception can begin any time after the REN0 Receive Enable bit (SCON0.4) is set to logic 1. After the stop bit is received, the data byte will be loaded into the SBUF0 receive register if the following conditions are met: RI0 must be logic 0, and if SM20 is logic 1, the stop bit must be logic 1.

If these conditions are met, the eight bits of data is stored in SBUF0, the stop bit is stored in RB80 and the RI0 flag is set. If these conditions are not met, SBUF0 and RB80 will not be loaded and the RI0 flag will not be set. An interrupt will occur if enabled when either TI0 or RI0 are set.





The baud rate generated in Mode 1 is a function of timer overflow, shown in Equation 21.2 and Equation 21.3. UART0 can use Timer 1 operating in *8-Bit Auto-Reload Mode*, or Timer 2, 3, or 4 operating in *Auto-reload Mode* to generate the baud rate (note that the TX and RX clocks are selected separately). On each timer overflow event (a roll-over from all ones - (0xFF for Timer 1, 0xFFFF for Timer 2) - to zero) a clock is sent to the baud rate logic.

Timers 1, 2, 3, and 4 are selected as the baud rate source with bits in the SSTA0 register (see Figure 21.9). The transmit baud rate clock is selected using the S0TCLK1 and S0TCLK0 bits, and the receive baud rate clock is selected using the S0RCLK1 and S0RCLK0 bits.

The Mode 1 baud rate equations are shown below, where T1M is bit4 of register CKCON, TH1 is the 8-bit reload register for Timer 1, and [RCAPnH, RCAPnL] is the 16-bit reload register for Timer 2, 3, or 4.

Equation 21.2. Mode 1 Baud Rate using Timer 1

$$BaudRate = \left(\frac{2^{SMOD0}}{32}\right) \times \left(\frac{SYSCLK \times 12^{(T1M-1)}}{(256 - TH1)}\right)$$

Equation 21.3. Mode 1 Baud Rate using Timer 2, 3, or 4

$$BaudRate = \frac{SYSCLK}{16 \times (65536 - [RCAPnH, RCAPnL])}$$

C8051F040/1/2/3



21.3.3. Mode 2: 9-Bit UART, Fixed Baud Rate

Mode 2 provides asynchronous, full-duplex communication using a total of eleven bits per data byte: a start bit, 8 data bits (LSB first), a programmable ninth data bit, and a stop bit. Mode 2 supports multiprocessor communications and hardware address recognition (see Section 21.5). On transmit, the ninth data bit is determined by the value in TB80 (SCON0.3). It can be assigned the value of the parity flag P in the PSW or used in multiprocessor communications. On receive, the ninth data bit goes into RB80 (SCON0.2) and the stop bit is ignored.


Data transmission begins when an instruction writes a data byte to the SBUF0 register. The TI0 Transmit Interrupt Flag (SCON0.1) is set at the end of the transmission (the beginning of the stop-bit time). Data reception can begin any time after the REN0 Receive Enable bit (SCON0.4) is set to logic 1. After the stop bit is received, the data byte will be loaded into the SBUF0 receive register if RI0 is logic 0 and one of the following requirements are met:

- 1. SM20 is logic 0
- 2. SM20 is logic 1, the received 9th bit is logic 1, and the received address matches the UART0 address as described in Section 21.5.

If the above conditions are satisfied, the eight bits of data are stored in SBUF0, the ninth bit is stored in RB80 and the RI0 flag is set. If these conditions are not met, SBUF0 and RB80 will not be loaded and the RI0 flag will not be set. An interrupt will occur if enabled when either TI0 or RI0 are set.

The baud rate in Mode 2 is either SYSCLK / 32 or SYSCLK / 64, according to the value of the SMOD0 bit in register SSTA0.

Equation 21.4. Mode 2 Baud Rate







Figure 21.5. UART0 Modes 2 and 3 Timing Diagram



Figure 21.6. UART0 Modes 1, 2, and 3 Interconnect Diagram



21.4.4. Mode 3: 9-Bit UART, Variable Baud Rate

Mode 3 uses the Mode 2 transmission protocol with the Mode 1 baud rate generation. Mode 3 operation transmits 11 bits: a start bit, 8 data bits (LSB first), a programmable ninth data bit, and a stop bit. The baud rate is derived from Timer 1 or Timer 2, 3, or 4 overflows, as defined by Equation 21.2 and Equation 21.3. Multiprocessor communications and hardware address recognition are supported, as described in Section 21.5.

21.5. Multiprocessor Communications

Modes 2 and 3 support multiprocessor communication between a master processor and one or more slave processors by special use of the ninth data bit and the built-in UART0 address recognition hardware. When a master processor wants to transmit to one or more slaves, it first sends an address byte to select the target(s). An address byte differs from a data byte in that its ninth bit is logic 1; in a data byte, the ninth bit is always set to logic 0. UART0 will recognize as "valid" (i.e., capable of causing an interrupt) **two** types of addresses: (1) a *masked* address and (2) a *broadcast* address **at any given time**. Both are described below.

21.6. Configuration of a Masked Address

The UART0 address is configured via two SFR's: SADDR0 (Serial Address) and SADEN0 (Serial Address Enable). SADEN0 sets the bit mask for the address held in SADDR0: bits set to logic 1 in SADEN0 correspond to bits in SADDR0 that are checked against the received address byte; bits set to logic 0 in SADEN0 correspond to "don't care" bits in SADDR0.

Example 1, SLAV	/E #1	Example 2, SLAV	/E #2	Example 3, SLAVE #3		
SADDR0	= 00110101	SADDR0	= 00110101	SADDR0	= 00110101	
SADEN0	= 000011111	SADEN0	= 11110011	SADEN0	= 11000000	
UART0 Address	= xxxx0101	UART0 Address	= 0011 xx01	UART0 Address	= 00xxxxxx	

Setting the SM20 bit (SCON0.5) configures UART0 such that when a stop bit is received, UART0 will generate an interrupt only if the ninth bit is logic 1 (RB80 = '1') and the received data byte matches the UART0 slave address. Following the received address interrupt, the slave will clear its SM20 bit to enable interrupts on the reception of the following data byte(s). Once the entire message is received, the addressed slave resets its SM20 bit to ignore all transmissions until it receives the next address byte. While SM20 is logic 1, UART0 ignores all bytes that do not match the UART0 address and include a ninth bit that is logic 1.




21.7. Broadcast Addressing


Multiple addresses can be assigned to a single slave and/or a single address can be assigned to multiple slaves, thereby enabling "broadcast" transmissions to more than one slave simultaneously. The broadcast address is the logical OR of registers SADDR0 and SADEN0, and '0's of the result are treated as "don't cares". Typically a broadcast address of 0xFF (hexadecimal) is acknowledged by all slaves, assuming "don't care" bits as '1's. The master processor can be configured to receive all transmissions or a protocol can be implemented such that the master/slave role is temporarily reversed to enable half-duplex transmission between the original master and slave(s).

Example 4, SI	LAVE #1	Example 5, Sl	LAVE #2	Example 6, SI	Example 6, SLAVE #3		
SADDR0	= 00110101	SADDR0	= 00110101	SADDR0	= 00110101		
SADEN0	= 00001111	SADEN0	= 11110011	SADEN0	= 11000000		
Broadcast Add	ress $= 00111111$	Broadcast Add	lress $= 11110111$	Broadcast Add	ress $= 11110101$		

Where all ZEROES in the Broadcast address are don't cares.

Note in the above examples 4, 5, and 6, each slave would recognize as "valid" an address of 0xFF as a broadcast address. Also note that examples 4, 5, and 6 uses the same SADDR0 and SADEN0 register values as shown in the examples 1, 2, and 3 respectively (slaves #1, 2, and 3). Thus, a master could address each slave device individually using a masked address, and also broadcast to all three slave devices. For example, if a Master were to send an address "11110101", only slave #1 would recognize the address as valid. If a master were to then send an address of "1111111", all three slave devices would recognize the address as a valid broadcast address.





21.8. Frame and Transmission Error Detection

All Modes:

The Transmit Collision bit (TXCOL0 bit in register SCON0) reads '1' if user software writes data to the SBUF0 register while a transmit is in progress. Note that the TXCOL0 bit is also used as the SM20 bit when written by user software.

Modes 1, 2, and 3:

The Receive Overrun bit (RXOVR0 in register SCON0) reads '1' if a new data byte is latched into the receive buffer before software has read the previous byte. Note that the RXOVR0 bit is also used as the SM10 bit when written by user software. The Frame Error bit (FE0 in register SCON0) reads '1' if an invalid (low) STOP bit is detected. Note that the FE0 bit is also used as the SM00 bit when written by user software.



	Oscillator frequency (MHz)	Divide Factor	Timer 1 Reload Value*	Timer 2, 3, or 4 Reload Value	Resulting Baud Rate (Hz)**
-	24.0	208	0xF3	0xFFF3	115200 (115384)
-	22.1184	192	0xF4	0xFFF4	115200
-	18.432	160	0xF6	0xFFF6	115200
-	11.0592	96	0xFA	0xFFFA	115200
-	3.6864	32	0xFE	0xFFFE	115200
Sheet4U.co	1.8432	16	0xFF	0xFFFF	115200
ľ	24.0	832	0xCC	0xFFCC	28800 (28846)
ľ	22.1184	768	0xD0	0xFFD0	28800
ľ	18.432	640	0xD8	0xFFD8	28800
ľ	11.0592	348	0xE8	0xFFE8	28800
	3.6864	128	0xF8	0xFFF8	28800
	1.8432	64	0xFC	0xFFFC	28800
ľ	24.0	2496	0x64	0xFF64	9600 (9615)
-	22.1184	2304	0x70	0xFF70	9600
	18.432	1920	0x88	0xFF88	9600
-	11.0592	1152	0xB8	0xFFB8	9600
ľ	3.6864	384	0xE8	0xFFE8	9600
ľ	1.8432	192	0xF4	0xFFF4	9600

Table 21.2. Oscillator Frequencies for Standard Baud Rates

* Assumes SMOD0=1 and T1M=1.

** Numbers in parenthesis show the actual baud rate.

C8051F040/1/2/3



Figure 21.8. SCON0: UART0 Control Register

	M00 Bit7	R/W SM10	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value			
E			SM20	REN0	TB80	RB80	TIO	RIO	00000000			
Bits7		Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0				
Bits7								SFR Addres SFR Pag				
			0: Serial Po	rt Operation	Mode:							
		Write:	.1 1.	1 1 . 6			1 01					
com		when writt	en, these bit	s select the S	Serial Port (Operation M	ode as fol	lows:				
		SM00	SM10	Mode								
		0	0	Mode 0: Syr	chronous N	/lode						
		0	1	Mode 1: 8-B	it UART, V	ariable Bau	d Rate					
		1	0	Mode 2: 9-B	it UART, F	ixed Baud I	Rate					
		1	1	Mode 3: 9-B	it UART, V	ariable Bau	d Rate					
D'//		Reading these bits returns the current UART0 mode as defined above. SM20: Multiprocessor Communication Enable										
Bit5:		SM20: Multiprocessor Communication Enable. The function of this bit is dependent on the Serial Port Operation Mode.										
		The function of this bit is dependent on the Serial Port Operation Mode. Mode 0: No effect										
		Mode 1: Checks for valid stop bit.										
		0: Logic level of stop bit is ignored.										
		1: RIO will only be activated if stop bit is logic level 1.										
		Mode 2 and 3: Multiprocessor Communications Enable.										
l				of ninth bit i		5 Enable.						
						ted only wh	en the nin	th bit is logic	c 1 and the receiv			
				es the UART								
Bit4:		REN0: Rec	eive Enable									
		This bit ena	ubles/disable	s the UART	0 receiver.							
		0: UART0 reception disabled.										
			reception en									
Bit3:			h Transmiss									
							mission bi	t in Modes 2	and 3. It is not us			
D'/2				or cleared by	y software a	as required.						
Bit2:			th Receive E		f the a true 1		m Mada		Inda 1 :EGMOD			
I									Iode 1, if SM20			
Bit1:				ed the logic	level of the	received sto	р вн. ква	s is not used	m Mode 0.			
DILL			nit Interrupt		has been t	ransmitted 1	ν ΙΙΛ ΟΤΟ) (after the Q	th bit in Mode 0,			
I		•		•			•		bled, setting this			
l		-	-	-	· · · ·			-	e cleared manual			
I		by software					Janne, Th					
Bit0:		•	ve Interrupt	Flag.								
21101			-	-	a has been r	eceived by	UARTO (a	s selected by	y the SM20 bit).			
		•		•		•		•	the UART0 inte			
				is bit must b								



C8051F040/1/2/3

Figure 21.9. SSTA0: UART0 Status and Clock Selection Register

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value				
FE0	RXOV0	TXCOL0	SMOD0	S0TCLK1	S0TCLK0	SORCLK1	S0RCLK0	00000000				
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0					
							SFR Address: SFR Page;					
Bit7:	FE0: Frame I	Error Flag.										
	This flag ind				is detected	1.						
J.com	0: Frame Erre			ed								
Disc	1: Frame Erro											
Bit6:	RXOV0: Rec		-			· 1. CC. 1.	C	. 1 1 (1				
	vious byte.	icates new d	ata nas bee	en latened i	nto the rece	eive butter be	elore soltwar	e has read the pre-				
	0: Receive ov	verrun has n	ot heen de	tected								
	1: Receive O											
Bit5:		TXCOL0: Transmit Collision Flag.										
	This flag ind	his flag indicates user software has written to the SBUF0 register while a transmission is in										
	progress.											
	0: Transmiss				d.							
D'44	1: Transmissi											
Bit4:	SMOD0: UA				ation of the		ud rata logic f	for configurations				
	described in t			-by-two full		CARTO Dat	iu fale logic i					
	0: UART0 ba			enabled.								
	1: UART0 ba		•									
Bits3-2:	UART0 Tran	smit Baud F	ate Clock	Selection H	Bits.							
	S0TCLK1	SOTCLK) Serial 7	Fransmit B	aud Rate (Clock Source	e					
	0	0				Baud Rate						
	0	1	Timer 2	Overflow	generates U	JART0 TX ba	aud rate					
	1	0				JART0 TX ba						
	1	1	Timer 4	Overflow	generates U	JART0 TX ba	aud rate					
Bits1-0:	UART0 Rece	vive Baud Ra	ate Clock S	Selection B	its							
	S0RCLK1	SORCLKO) Serial I	Receive Ba	ud Rate Cl	ock Source						
	0	0				K Baud Rate						
	0	1				JARTO RX ba						
	1	0				JARTO RX ba						
	1	1	Timer 4	Overflow	generates U	JART0 RX b	aud rate					





Figure 21.10. SBUF0: UART0 Data Buffer Register




Figure 21.11. SADDR0: UART0 Slave Address Register





Figure 21.12. SADEN0: UARTO Slave Address Enable Register





22. UART1

UART1 is an asynchronous, full duplex serial port offering modes 1 and 3 of the standard 8051 UART. Enhanced baud rate support allows a wide range of clock sources to generate standard baud rates (details in Section "22.1. Enhanced Baud Rate Generation" on page 262). Received data buffering allows UART1 to start reception of a second incoming data byte before software has finished reading the previous data byte.

UART1 has two associated SFRs: Serial Control Register 1 (SCON1) and Serial Data Buffer 1 (SBUF1). The single SBUF1 location provides access to both transmit and receive registers. Reading SBUF1 accesses the buffered Receive register; writing SBUF1 accesses the Transmit register.

With UART1 interrupts enabled, an interrupt is generated each time a transmit is completed (TI1 is set in SCON1), or a data byte has been received (RI1 is set in SCON1). The UART1 interrupt flags are not cleared by hardware when the CPU vectors to the interrupt service routine. They must be cleared manually by software, allowing software to determine the cause of the UART1 interrupt (transmit complete or receive complete).





Figure 22.1. UART1 Block Diagram

C8051F040/1/2/3



22.1. Enhanced Baud Rate Generation

The UART1 baud rate is generated by Timer 1 in 8-bit auto-reload mode. The TX clock is generated by TL1; the RX clock is generated by a copy of TL1 (shown as RX Timer in Figure 22.2), which is not user-accessible. Both TX and RX Timer overflows are divided by two to generate the TX and RX baud rates. The RX Timer runs when Timer 1 is enabled, and uses the same reload value (TH1). However, an RX Timer reload is forced when a START condition is detected on the RX pin. This allows a receive to begin any time a START is detected, independent of the TX Timer state.





Timer 1 should be configured for Mode 2, 8-bit auto-reload (see Section "23.1.3. Mode 2: 8-bit Counter/Timer with Auto-Reload" on page 273). The Timer 1 reload value should be set so that overflows will occur at two times the desired baud rate. Note that Timer 1 may be clocked by one of five sources: SYSCLK, SYSCLK/4, SYSCLK/12, SYSCLK/48, or the external oscillator clock/8. For any given Timer 1 clock source, the UART1 baud rate is determined by Equation 22.1.

Equation 22.1. UART1 Baud Rate

$$UartBaudRate = \frac{T1_{CLK}}{(256 - T1H)} \times \frac{1}{2}$$

Where TI_{CLK} is the frequency of the clock supplied to Timer 1, and TIH is the high byte of Timer 1 (reload value). Timer 1 clock frequency is selected as described in **Section "23.1. Timer 0 and Timer 1" on page 271**. A quick reference for typical baud rates and system clock frequencies is given in Table 22.1 through Table 22.6. Note that the internal oscillator may still generate the system clock when the external oscillator is driving Timer 1 (see Section "23.1. Timer 0 and Timer 1" on page 271 for more details).

C8051F040/1/2/3



22.2. Operational Modes

UART1 provides standard asynchronous, full duplex communication. The UART mode (8-bit or 9-bit) is selected by the S1MODE bit (SCON1.7). Typical UART connection options are shown below.




Figure 22.3. UART Interconnect Diagram

22.2.1. 8-Bit UART

8-Bit UART mode uses a total of 10 bits per data byte: one start bit, eight data bits (LSB first), and one stop bit. Data are transmitted LSB first from the TX1 pin and received at the RX1 pin. On receive, the eight data bits are stored in SBUF1 and the stop bit goes into RB81 (SCON1.2).

Data transmission begins when software writes a data byte to the SBUF1 register. The TI1 Transmit Interrupt Flag (SCON1.1) is set at the end of the transmission (the beginning of the stop-bit time). Data reception can begin any time after the REN1 Receive Enable bit (SCON1.4) is set to logic 1. After the stop bit is received, the data byte will be loaded into the SBUF1 receive register if the following conditions are met: RI1 must be logic 0, and if MCE1 is logic 1, the stop bit must be logic 1. In the event of a receive data overrun, the first received 8 bits are latched into the SBUF1 receive register and the following overrun data bits are lost.

If these conditions are met, the eight bits of data is stored in SBUF1, the stop bit is stored in RB81 and the RI1 flag is set. If these conditions are not met, SBUF1 and RB81 will not be loaded and the RI1 flag will not be set. An interrupt will occur if enabled when either TI1 or RI1 is set.




Figure 22.4. 8-Bit UART Timing Diagram

C8051F040/1/2/3



22.2.2. 9-Bit UART

9-bit UART mode uses a total of eleven bits per data byte: a start bit, 8 data bits (LSB first), a programmable ninth data bit, and a stop bit. The state of the ninth transmit data bit is determined by the value in TB81 (SCON1.3), which is assigned by user software. It can be assigned the value of the parity flag (bit P in register PSW) for error detection, or used in multiprocessor communications. On receive, the ninth data bit goes into RB81 (SCON1.2) and the stop bit is ignored.

Data transmission begins when an instruction writes a data byte to the SBUF1 register. The TI1 Transmit Interrupt Flag (SCON1.1) is set at the end of the transmission (the beginning of the stop-bit time). Data reception can begin any time after the REN1 Receive Enable bit (SCON1.4) is set to '1'. After the stop bit is received, the data byte will be loaded into the SBUF1 receive register if the following conditions are met: (1) RI1 must be logic 0, and (2) if MCE1 is logic 1, the 9th bit must be logic 1 (when MCE1 is logic 0, the state of the ninth data bit is unimportant). If these conditions are met, the eight bits of data are stored in SBUF1, the ninth bit is stored in RB81, and the RI1 flag is set to '1'. If the above conditions are not met, SBUF1 and RB81 will not be loaded and the RI1 flag will not be set to '1'. A UART1 interrupt will occur if enabled when either TI1 or RI1 is set to '1'.




Figure 22.5. 9-Bit UART Timing Diagram




22.3. Multiprocessor Communications

9-Bit UART mode supports multiprocessor communication between a master processor and one or more slave processors by special use of the ninth data bit. When a master processor wants to transmit to one or more slaves, it first sends an address byte to select the target(s). An address byte differs from a data byte in that its ninth bit is logic 1; in a data byte, the ninth bit is always set to logic 0.

Setting the MCE1 bit (SCON.5) of a slave processor configures its UART such that when a stop bit is received, the UART will generate an interrupt only if the ninth bit is logic one (RB81 = 1) signifying an address byte has been received. In the UART interrupt handler, software should compare the received address with the slave's own assigned 8-bit address. If the addresses match, the slave should clear its MCE1 bit to enable interrupts on the reception of the following data byte(s). Slaves that weren't addressed leave their MCE1 bits set and do not generate interrupts on the reception of the following data bytes, thereby ignoring the data. Once the entire message is received, the addressed slave should reset its MCE1 bit to ignore all transmissions until it receives the next address byte.

Multiple addresses can be assigned to a single slave and/or a single address can be assigned to multiple slaves, thereby enabling "broadcast" transmissions to more than one slave simultaneously. The master processor can be configured to receive all transmissions or a protocol can be implemented such that the master/slave role is temporarily reversed to enable half-duplex transmission between the original master and slave(s).

Figure 22.6. UART Multi-Processor Mode Interconnect Diagram



C8051F040/1/2/3



		_				-								
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value						
S1MODI	E -	MCE1	REN1	TB81	RB81	TI1	RI1	01000000						
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit Addressable						
							SFR Addres SFR Page							
Bit7: com	This bit select 0: Mode 0: 8-	 S1MODE: Serial Port 1 Operation Mode. This bit selects the UART1 Operation Mode. 0: Mode 0: 8-bit UART with Variable Baud Rate 1: Mode 1: 9-bit UART with Variable Baud Rate UNUSED. Read = 1b. Write = don't care. 												
Bit6:	UNUSED. Re	ead = 1b. Wr	ite = don't c	are.										
Bit5:	MCE1: Multi													
	The function	•			Port 0 Operati	ion Mode.								
	Mode 0: Chec				1									
	0: Lo	ogic level of	stop bit is ig	nored.										
	1: RI	1 will only	be activated	if stop bit is	logic level 1.									
	Mode 1: Mult	iprocessor C	Communicati	ons Enable.										
	0: Lo	ogic level of	ninth bit is i	gnored.										
			an interrupt i	is generated	only when the	e ninth bit is	s logic 1.							
Bit4:	REN1: Receiv													
	This bit enabl			ceiver.										
	0: UART1 rec													
	1: UART1 rec													
Bit3:	TB81: Ninth													
	The logic leve						bit UART N	lode. It is not						
	used in 8-bit U		. Set or cle	ared by softw	vare as requir	red.								
Bit2:	RB81: Ninth													
	RB81 is assig	ned the valu	e of the STC	P bit in Mod	le 0; it is assig	gned the val	ue of the 9t	h data bit in						
	Mode 1.													
Bit1:	TI1: Transmit	-	-											
	Set by hardwa													
	Mode, or at th													
	enabled, settin			J to vector to	the UART1	interrupt se	rvice routin	e. This bit						
Dive	must be cleare	•	•											
Bit0:	RI1: Receive			1.4.1.1.1			4 . 4 d CTC							
	Set to '1' by h													
	pling time). W							o vector to						
	the UART1 in	nerrupt servi	ce routine. I	ms on must	be cleared m	anuarry by s	sonware.							
L														

Figure 22.7. SCON1: Serial Port 1 Control Register










Table 22.1. Timer Settings for Standard Baud Rates Using The Internal Oscillator

	Frequency: 24.5 MHz										
	Target Baud Rate (bps)	Baud Rate % Error	Oscillator Divide Factor	Timer Clock Source	SCA1-SCA0 (pre-scale select) [†]	T1M [†]	Timer 1 Reload Value (hex)				
	230400	-0.32%	106	SYSCLK	XX	1	0xCB				
-	115200	-0.32%	212	SYSCLK	XX	1	0x96				
. from Osc.	57600	0.15%	426	SYSCLK	XX	1	0x2B				
	28800	-0.32%	848	SYSCLK / 4	01	0	0x96				
SYSCLK Internal (14400	0.15%	1704	SYSCLK / 12	00	0	0xB9				
Y S Inte	9600	-0.32%	2544	SYSCLK / 12	00	0	0x96				
\mathbf{v}	2400	-0.32%	10176	SYSCLK / 48	10	0	0x96				
	1200	0.15%	20448	SYSCLK / 48	10	0	0x2B				

X = Don't care

[†]SCA1-SCA0 and T1M bit definitions can be found in Section 23.1.

Table 22.2. Timer Settings for Standard Baud Rates Using an External Oscillator

	Frequency: 25.0 MHz									
	Target Baud Rate (bps)	Baud Rate % Error	Oscillator Divide Factor	Timer Clock Source	SCA1-SCA0 (pre-scale select) [†]	T1M[†]	Timer 1 Reload Value (hex)			
	230400	-0.47%	108	SYSCLK	XX	1	0xCA			
-	115200	0.45%	218	SYSCLK	XX	1	0x93			
from Osc.	57600	-0.01%	434	SYSCLK	XX	1	0x27			
-	28800	0.45%	872	SYSCLK/4	01	0	0x93			
SCLK ternal	14400	-0.01%	1736	SYSCLK/4	01	0	0x27			
SY SCLK External	9600	0.15%	2608	EXTCLK / 8	11	0	0x5D			
~ – v	2400	0.45%	10464	SYSCLK / 48	10	0	0x93			
	1200	-0.01%	20832	SYSCLK / 48	10	0	0x27			
н.	57600	-0.47%	432	EXTCLK / 8	11	0	0xE5			
from Osc.	28800	-0.47%	864	EXTCLK / 8	11	0	0xCA			
	14400	0.45%	1744	EXTCLK / 8	11	0	0x93			
SYSCLK Internal	9600	0.15%	2608	EXTCLK / 8	11	0	0x5D			

X = Don't care

[†]SCA1-SCA0 and T1M bit definitions can be found in Section 23.1.



			Freque	ency: 22.1184	MHz		
	Target Baud Rate (bps)	Baud Rate % Error	Oscillator Divide Factor	Timer Clock Source	SCA1-SCA0 (pre-scale select) [†]	T1M [†]	Timer 1 Reload Value (hex)
	230400	0.00%	96	SYSCLK	XX	1	0xD0
я.	115200	0.00%	192	SYSCLK	XX	1	0xA0
from Osc.	57600	0.00%	384	SYSCLK	XX	1	0x40
	28800	0.00%	768	SYSCLK / 12	00	0	0xE0
SYSCLK External	14400	0.00%	1536	SYSCLK / 12	00	0	0xC0
YS Ext	9600	0.00%	2304	SYSCLK / 12	00	0	0xA0
∞ $-$	2400	0.00%	9216	SYSCLK / 48	10	0	0xA0
	1200	0.00%	18432	SYSCLK / 48	10	0	0x40
U	230400	0.00%	96	EXTCLK / 8	11	0	0xFA
from Osc.	115200	0.00%	192	EXTCLK / 8	11	0	0xF4
	57600	0.00%	384	EXTCLK / 8	11	0	0xE8
STI2	28800	0.00%	768	EXTCLK / 8	11	0	0xD0
SYSCLK Internal	14400	0.00%	1536	EXTCLK / 8	11	0	0xA0
\sim	9600	0.00%	2304	EXTCLK / 8	11	0	0x70

Table 22.3. Timer Settings for Standard Baud Rates Using an External Oscillator

X = Don't care

[†]SCA1-SCA0 and T1M bit definitions can be found in Section 23.1.

Table 22.4.	Timer Settings	for Standard I	Baud Rates Using	an External Oscillator
-------------	-----------------------	----------------	-------------------------	------------------------

			Frequ	ency: 18.432	MHz		
	Target Baud Rate (bps)	Baud Rate % Error	Oscillator Divide Factor	Timer Clock Source	SCA1-SCA0 (pre-scale select) [†]	T1M[†]	Timer 1 Reload Value (hex)
	230400	0.00%	80	SYSCLK	XX	1	0xD8
д.	115200	0.00%	160	SYSCLK	XX	1	0xB0
from Osc.	57600	0.00%	320	SYSCLK	XX	1	0x60
	28800	0.00%	640	SYSCLK / 4	01	0	0xB0
CL emi	14400	0.00%	1280	SYSCLK / 4	01	0	0x60
SYSCLK External	9600	0.00%	1920	SYSCLK / 12	00	0	0xB0
\sim –	2400	0.00%	7680	SYSCLK / 48	10	0	0xB0
	1200	0.00%	15360	SYSCLK / 48	10	0	0x60
U	230400	0.00%	80	EXTCLK / 8	11	0	0xFB
from Osc.	115200	0.00%	160	EXTCLK / 8	11	0	0xF6
	57600	0.00%	320	EXTCLK / 8	11	0	0xEC
CL	28800	0.00%	640	EXTCLK / 8	11	0	0xD8
SYSCLK Internal	14400	0.00%	1280	EXTCLK / 8	11	0	0xB0
∞	9600	0.00%	1920	EXTCLK / 8	11	0	0x88

X = Don't care

[†]SCA1-SCA0 and T1M bit definitions can be found in Section 23.1.



		0	Freque	ency: 11.0592	MHz		
	Target Baud Rate (bps)	Baud Rate % Error	Oscillator Divide Factor	Timer Clock Source	SCA1-SCA0 (pre-scale select) [†]	T1M [†]	Timer 1 Reload Value (hex)
	230400	0.00%	48	SYSCLK	XX	1	0xE8
ч.	115200	0.00%	96	SYSCLK	XX	1	0xD0
from Osc.	57600	0.00%	192	SYSCLK	XX	1	0xA0
	28800	0.00%	384	SYSCLK	XX	1	0x40
STI:	14400	0.00%	768	SYSCLK / 12	00	0	0xE0
SYSCLK External	9600	0.00%	1152	SYSCLK / 12	00	0	0xD0
- S	2400	0.00%	4608	SYSCLK / 12	00	0	0x40
	1200	0.00%	9216	SYSCLK / 48	10	0	0xA0
L	230400	0.00%	48	EXTCLK / 8	11	0	0xFD
from Osc.	115200	0.00%	96	EXTCLK / 8	11	0	0xFA
	57600	0.00%	192	EXTCLK / 8	11	0	0xF4
CL	28800	0.00%	384	EXTCLK / 8	11	0	0xE8
SYSCLK Internal	14400	0.00%	768	EXTCLK / 8	11	0	0xD0
\mathbf{N}	9600	0.00%	1152	EXTCLK / 8	11	0	0xB8

Table 22.5. Timer Settings for Standard Baud Rates Using an External Oscillator

X = Don't care

[†]SCA1-SCA0 and T1M bit definitions can be found in Section 23.1.

			Frequ	ency: 3.6864	MHz		
	Target Baud Rate (bps)	Baud Rate % Error	Oscillator Divide Factor	Timer Clock Source	SCA1-SCA0 (pre-scale select) [†]	T1M[†]	Timer 1 Reload Value (hex)
	230400	0.00%	16	SYSCLK	XX	1	0xF8
я.	115200	0.00%	32	SYSCLK	XX	1	0xF0
from Osc.	57600	0.00%	64	SYSCLK	XX	1	0xE0
	28800	0.00%	128	SYSCLK	XX	1	0xC0
SYSCLK External	14400	0.00%	256	SYSCLK	XX	1	0x80
'YS Ext	9600	0.00%	384	SYSCLK	XX	1	0x40
∞ –	2400	0.00%	1536	SYSCLK / 12	00	0	0xC0
	1200	0.00%	3072	SYSCLK / 12	00	0	0x80
u	230400	0.00%	16	EXTCLK / 8	11	0	0xFF
from Osc.	115200	0.00%	32	EXTCLK / 8	11	0	0xFE
	57600	0.00%	64	EXTCLK / 8	11	0	0xFC
CL	28800	0.00%	128	EXTCLK / 8	11	0	0xF8
SYSCLK Internal	14400	0.00%	256	EXTCLK / 8	11	0	0xF0
\mathbf{N}	9600	0.00%	384	EXTCLK / 8	11	0	0xE8

X = Don't care

[†]SCA1-SCA0 and T1M bit definitions can be found in Section 23.1.





23. TIMERS

Each MCU includes 5 counter/timers: Timer 0 and Timer 1 are 16-bit counter/timers compatible with those found in the standard 8051. Timer 2, Timer 3, and Timer 4 are 16-bit auto-reload and capture counter/timers for use with the ADC, DAC's, square-wave generation, or for general-purpose use. These timers can be used to measure time intervals, count external events and generate periodic interrupt requests. Timer 0 and Timer 1 are nearly identical and have four primary modes of operation. Timers 2, 3, and 4 are identical, and offer not only 16-bit auto-reload and capture, but have the ability to produce a 50% duty-cycle square-wave (toggle output) at an external port pin.

Timer 0 and Timer 1 Modes:	Timer 2, 3, and 4 Modes:
13-bit counter/timer	16-bit counter/timer with auto-reload
16-bit counter/timer	16-bit counter/timer with capture
8-bit counter/timer with auto-reload	Toggle Output
Two 8-bit counter/timers (Timer 0 only)	

Timers 0 and 1 may be clocked by one of five sources, determined by the Timer Mode Select bits (T1M-T0M) and the Clock Scale bits (SCA1-SCA0). The Clock Scale bits define a pre-scaled clock by which Timer 0 and/or Timer 1 may be clocked (See Figure 23.6 for pre-scaled clock selection).

Timer 0/1 may then be configured to use this pre-scaled clock signal or the system clock. Timer 2 may be clocked by the system clock, the system clock divided by 12, or the external oscillator clock source divided by 8.

Timer 0 and Timer 1 may also be operated as counters. When functioning as a counter, a counter/timer register is incremented on each high-to-low transition at the selected input pin. Events with a frequency of up to one-fourth the system clock's frequency can be counted. The input signal need not be periodic, but it should be held at a given logic level for at least two full system clock cycles to ensure the level is properly sampled.

23.1. Timer 0 and Timer 1

Each timer is implemented as 16-bit register accessed as two separate bytes: a low byte (TL0 or TL1) and a high byte (TH0 or TH1). The Counter/Timer Control register (TCON) is used to enable Timer 0 and Timer 1 as well as indicate their status. Timer 0 interrupts can be enabled by setting the ET0 bit in the IE register (Section "12.3.5. Interrupt Register Descriptions" on page 146); Timer 1 interrupts can be enabled by setting the ET1 bit in the IE register (Section 12.3.5). Both counter/Timers operate in one of four primary modes selected by setting the Mode Select bits T1M1-T0M0 in the Counter/Timer Mode register (TMOD). Each timer can be configured independently.

23.1.1. Mode 0: 13-bit Counter/Timer

Timer 0 and Timer 1 operate as 13-bit counter/timers in Mode 0. The following describes the configuration and operation of Timer 0. However, both timers operate identically, and Timer 1 is configured in the same manner as described for Timer 0.

The TH0 register holds the eight MSBs of the 13-bit counter/timer. TL0 holds the five LSBs in bit positions TL0.4-TL0.0. The three upper bits of TL0 (TL0.7-TL0.5) are indeterminate and should be masked out or ignored when reading. As the 13-bit timer register increments and overflows from 0x1FFF (all ones) to 0x0000, the timer overflow flag TF0 (TCON.5) is set and an interrupt will occur if Timer 0 interrupts are enabled.

The C/T0 bit (TMOD.2) selects the counter/timer's clock source. When C/T0 is set to logic 1, high-to-low transitions at the selected Timer 0 input pin (T0) increment the timer register (Refer to Section "17.1. Ports 0 through 3 and the **Priority Crossbar Decoder**" on page 190 for information on selecting and configuring external I/O pins). Clearing C/T selects the clock defined by the T0M bit (CKCON.3). When T0M is set, Timer 0 is clocked by the system clock. When T0M is cleared, Timer 0 is clocked by the source selected by the Clock Scale bits in CKCON (see Figure 23.6).

C8051F040/1/2/3




Setting the TR0 bit (TCON.4) enables the timer when either GATE0 (TMOD.3) is logic 0 or the input signal /INT0 is logic-level 1. Setting GATE0 to '1' allows the timer to be controlled by the external input signal /INT0 (see Section "12.3.5. Interrupt Register Descriptions" on page 146), facilitating pulse width measurements.


TR0	GATE0	/INT0	Counter/Timer
0	Х	Х	Disabled
1	0	Х	Enabled
1	1	0	Disabled
1	1	1	Enabled

X = Don't Care

www.DataSheet4U.Setting TR0 does not force the timer to reset. The timer registers should be loaded with the desired initial value before the timer is enabled.

TL1 and TH1 form the 13-bit register for Timer 1 in the same manner as described above for TL0 and TH0. Timer 1 is configured and controlled using the relevant TCON and TMOD bits just as with Timer 0. The input signal /INT1 is used with Timer 1.





23.1.2. Mode 1: 16-bit Counter/Timer

Mode 1 operation is the same as Mode 0, except that the counter/timer registers use all 16 bits. The counter/timers are enabled and configured in Mode 1 in the same manner as for Mode 0.




23.1.3. Mode 2: 8-bit Counter/Timer with Auto-Reload

Mode 2 configures Timer 0 and Timer 1 to operate as 8-bit counter/timers with automatic reload of the start value. TL0 holds the count and TH0 holds the reload value. When the counter in TL0 overflows from 0xFF to 0x00, the timer overflow flag TF0 (TCON.5) is set and the counter in TL0 is reloaded from TH0. If Timer 0 interrupts are enabled, an interrupt will occur when the TF0 flag is set. The reload value in TH0 is not changed. TL0 must be initialized to the desired value before enabling the timer for the first count to be correct. When in Mode 2, Timer 1 operates identically to Timer 0.

Both counter/timers are enabled and configured in Mode 2 in the same manner as Mode 0. Setting the TR0 bit (TCON.4) enables the timer when either GATE0 (TMOD.3) is logic 0 or when the input signal /INT0 is low.

ww.DataSheet4U.com

Figure 23.2. T0 Mode 2 Block Diagram



C8051F040/1/2/3



23.1.4. Mode 3: Two 8-bit Counter/Timers (Timer 0 Only)

In Mode 3, Timer 0 is configured as two separate 8-bit counter/timers held in TL0 and TH0. The counter/timer in TL0 is controlled using the Timer 0 control/status bits in TCON and TMOD: TR0, C/T0, GATE0 and TF0. TL0 can use either the system clock or an external input signal as its timebase. The TH0 register is restricted to a timer function sourced by the system clock or prescaled clock. TH0 is enabled using the Timer 1 run control bit TR1. TH0 sets the Timer 1 overflow flag TF1 on overflow and thus controls the Timer 1 interrupt.

Timer 1 is inactive in Mode 3. When Timer 0 is operating in Mode 3, Timer 1 can be operated in Modes 0, 1 or 2, but cannot be clocked by external signals nor set the TF1 flag and generate an interrupt. However, the Timer 1 overflow can be used to generate baud rates for the SMBus and/or UART, and/or initiate ADC conversions. While Timer 0 is operating in Mode 3, Timer 1 run control is handled through its mode settings. To run Timer 1 while Timer 0 is in Mode 3, set the Timer 1 Mode as 0, 1, or 2. To disable Timer 1, configure it for Mode 3.




Figure 23.3. T0 Mode 3 Block Diagram



C8051F040/1/2/3

Figure 23.4. TCON: Timer Control Register

	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0	00000000
	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit Addressable
								SFR Addres SFR Pag	
	Bit7:	TF1: Timer 1	Overflow Fl	ag.					
J.co		Set by hardwa cleared when 0: No Timer 1 1: Timer 1 ha	are when Tin the CPU vec overflow de	her 1 overflo tors to the T etected.			•	are but is a	utomatically
	Bit6:	TR1: Timer 1 0: Timer 1 dis 1: Timer 1 en	sabled.						
	Bit5:	TF0: Timer 0 Set by hardwa cleared when 0: No Timer 0 1: Timer 0 ha	are when Tin the CPU vec) overflow de	her 0 overflo tors to the T etected.		-	•	are but is a	utomatically
	Bit4:	TR0: Timer 0 0: Timer 0 dis 1: Timer 0 en	Run Control sabled.						
	Bit3:	IE1: External This flag is se by software b routine if IT1	et by hardwar ut is automat	ically cleare	ed when the (CPU vectors	•		
	Bit2:	IT1: Interrupt This bit select 0: /INT1 is let 1: /INT1 is ed	ts whether th vel triggered	e configured , active-low.		rupt will be f	falling-edge	sensitive or	active-low.
	Bit1:	IE0: External This flag is see by software b routine if IT0	et by hardwar ut is automat	ically cleare	ed when the (CPU vectors			
	Bit0:	ITO: Interrupt This bit select 0: /INT0 is le 1: /INT0 is ed	0 Type Sele ts whether th vel triggered	ct. e configured , active logic	1 /INT0 inter c-low.	-	falling-edge	sensitive or	active-low.

C8051F040/1/2/3



Figure 23.5. TMOD: Timer Mode Register

	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value			
	GATE1	C/T1	T1M1	T1M0	GATE0	C/T0	T0M1	T0M0	00000000			
	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	-			
								SFR Address SFR Page				
	Bit7:		nabled whe	n TR1 = 1 irres	*	U	vel.					
DataSheet4U.				when $TR1 = 1$	AND /INT	l = logic 1.						
	Bit6:	 C/T1: Counter/Timer 1 Select. 0: Timer Function: Timer 1 incremented by clock defined by T1M bit (CKCON.4). 										
					•	•	· · ·	/	· (T1)			
	Bits5-4:			imer 1 increme Mode Select.	nted by high-	to-low trans	itions on ext	ernal input p	om (11).			
	DII83-4.			mer 1 operatior	mode							
				iner i operation	i moue.							
		T1M1	T1M0	Mode								
		0	0	Mode	0: 13-bit cou	nter/timer						
		0	1	Mode	1: 16-bit cou	nter/timer						
		1										
		1	1	Mod	e 3: Timer 1							
				~ .								
	Bit3:		GATE0: Timer 0 Gate Control.									
		0: Timer 0 enabled when $TR0 = 1$ irrespective of /INT0 logic level. 1: Timer 0 enabled only when $TR0 = 1$ AND /INT0 = logic 1.										
	Bit2:	1: Timer 0 enabled only when $TR0 = T AND / INT0 = logic T.$ C/T0: Counter/Timer Select.										
	DR2.	 0: Timer Function: Timer 0 incremented by clock defined by T0M bit (CKCON.3). 										
				imer 0 increme					oin (T0).			
	Bits1-0:			Mode Select.								
		These bits se	elect the Ti	mer 0 operatior	n mode.							
		T0M1	T0M0	Mode								
		0	0		0: 13-bit cou							
		0	1		1: 16-bit cou							
		1	0	Mode 2: 8-bit			eload					
		1	1	Mode 3:	Two 8-bit co	unter/timers						




Figure 23.6. CKCON: Clock Control Register

D/117	D/117	D /11/	D/W	D /11/	D/11/	D/W	D/11/	D (171			
R/W	R/W	R/W		R/W	R/W	R/W	R/W	Reset Value			
-	-	-	T1M	T0M	-	SCA1	SCA0	0000000			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0				
							SFR Addres SFR Page				
Bits7-5:	UNUSED. I	Read $= 00$	0b, Write = don't	care.							
Bit4:	T1M: Timer	r 1 Clock S	Select.								
	This select t	he clock s	ource supplied to	Timer 1. T	lM is ignore	d when C/T1	is set to lo	gic 1.			
			ock defined by th	e prescale bi	ts, SCA1-S	CA0.					
	1: Timer 1 u										
Bit3:	T0M: Timer 0 Clock Select. This bit selects the clock source supplied to Timer 0. T0M is ignored when C/T0 is set to logic 1.										
			11		U			to logic 1.			
			es the clock defin		escale bits,	SCA1-SCA0	•				
			es the system clo								
Bit2:			, Write = don't ca	are.							
Bits1-0:			/1 Prescale Bits		1	1/ 57	1.0				
			division of the c	lock supplied	to Timer 0	and/or Time	r I if config	ured to use			
	prescaled cl	ock inputs	5.								
	SCA1	SCA0	Prescaled Cloc	k							
	0	0	System clo	ck divided b	y 12						
	0	1	System clo	ock divided b	oy 4						
	1	0	System clo	ck divided b	y 48						
		1		ock divided							

C8051F040/1/2/3



Figure 23.7. TL0: Timer 0 Low Byte



ww.DataSheet4U.com

Figure 23.8. TL1: Timer 1 Low Byte




Figure 23.9. TH0: Timer 0 High Byte





Figure 23.10. TH1: Timer 1 High Byte





23.2. Timer 2, Timer 3, and Timer 4

Timers n are 16-bit counter/timers, each formed by two 8-bit SFR's: TMRnL (low byte) and TMRnH (high byte) where n = 2, 3, and 4 for timers 2, 3, and 4 respectively. These timers feature auto-reload, capture, and toggle output modes with the ability to count up or down. Capture Mode and Auto-reload mode are selected using bits in the Timer n Control registers (TMRnCN). Toggle output mode is selected using the Timer 2, 3, and 4 Configuration registers (TMRnCF). These timers may also be used to generate a square-wave at an external pin. As with Timers 0 and 1, Timers n can use either the system clock (divided by one, two, or twelve), external clock (divided by eight) or transitions on an external pin as its clock source. The Counter/Timer Select bit C/Tn bit (TMRnCN.1) configures the peripheral as a counter or timer. Clearing C/Tn configures the Timer to be in a timer mode (i.e., the system clock or transitions on an external pin as the input for the timer). When C/Tn is set to 1, the timer is configured as a counter (i.e., high-to-low transitions at the Tn input pin increment (or decrement) the counter/timer register. Refer to Section "**17.1. Ports 0 through 3 and the Priority Crossbar Decoder**" on page **190** for information on selecting and configuring external I/O pins for digital peripherals, such as the Tn pin. Timer 2 and 3 can be used to generate baud rates for UART 1, and Timers 1, 2, 3, or 4 may be used to generate baud rates for UART 0.

Timer n can use either SYSCLK, SYSCLK divided by 2, SYSCLK divided by 12, an external clock divided by 8, or high-to-low transitions on the Tn input pin as its clock source when operating in Counter/Timer with Capture mode. Clearing the C/Tn bit (TnCON.1) selects the system clock/external clock as the input for the timer. The Timer Clock Select bits TnM0 and TnM1 in TMRnCF can be used to select the system clock undivided, system clock divided by two, system clock divided by 12, or an external clock provided at the XTAL1/XTAL2 pins divided by 8 (see Figure 23.14). When C/Tn is set to logic 1, a high-to-low transition at the Tn input pin increments the counter/timer register (i.e., configured as a counter).

23.2.1. Configuring Timer 2, 3, and 4 to Count Down

Timers 2, 3, and 4 have the ability to count down. When the timer's respective Decrement Enable Bit (DCEN) in the Timer Configuration Register (See Figure 23.14) is set to '1', the timer can then count up or down. When DCEN = 1, the direction of the timer's count is controlled by the TnEX pin's logic level. When TnEX = 1, the counter/timer will count up; when TnEX = 0, the counter/timer will count down. To use this feature, TnEX must be enabled in the digital crossbar and configured as a digital input.

Note: When DCEN = 1, other functions of the TnEX input (i.e., capture and auto-reload) are not available. TnEX will only control the direction of the timer when DCEN = 1. C8051F040/1/2/3



23.2.2. Capture Mode

In Capture Mode, Timer n will operate as a 16-bit counter/timer with capture facility. When the Timer External Enable bit (found in the TMRnCN register) is set to '1', a high-to-low transition on the TnEX input pin causes the 16-bit value in the associated timer (THn, TLn) to be loaded into the capture registers (RCAPnH, RCAPnL). If a capture is triggered in the counter/timer, the Timer External Flag (TMRnCN.6) will be set to '1' and an interrupt will occur if the interrupt is enabled. See Section "12.3. Interrupt Handler" on page 142 for further information concerning the configuration of interrupt sources.

As the 16-bit timer register increments and overflows TMRnH:TMRnL, the TFn Timer Overflow/Underflow Flag (TMRnCN.7) is set to '1' and an interrupt will occur if the interrupt is enabled. The timer can be configured to count down by setting the Decrement Enable Bit (TMRnCF.0) to '1'. This will cause the timer to decrement with every timer clock/count event and underflow when the timer transitions from 0x0000 to 0xFFFF. Just as in overflows, the Overflow/Underflow Flag (TFn) will be set to '1', and an interrupt will occur if enabled.

Counter/Timer with Capture mode is selected by setting the Capture/Reload Select bit CP/RLn (TMRnCN.0) and the Timer n Run Control bit TRn (TnCON.2) to logic 1. The Timer n respective External Enable EXENn (TnCON.3) must also be set to logic 1 to enable a captures. If EXENn is cleared, transitions on TnEX will be ignored.




Figure 23.11. Tn Capture Mode Block Diagram



23.2.3. Auto-Reload Mode

In Auto-Reload Mode, the counter/timer can be configured to count up or down and cause an interrupt/flag to occur upon an overflow/underflow event. When counting up, the counter/timer will set its overflow/underflow flag (TFn) and cause an interrupt (if enabled) upon overflow/underflow, and the values in the Reload/Capture Registers (RCAPnH and RCAPnL) are loaded into the timer and the timer is restarted. When the Timer External Enable Bit (EXENn) bit is set to '1' and the Decrement Enable Bit (DCEN) is '0', a '1'-to-'0' transition on the TnEX pin (configured as an input in the digital crossbar) will cause a timer reload (in addition to timer overflows causing auto-reloads). When DCEN is set to '1', the state of the TnEX pin controls whether the counter/timer counts *up* (increments) or *down* (decrements), and will not cause an auto-reload or interrupt event. See Section 23.2.1 for information concerning configuration of a timer to count down.

When counting down, the counter/timer will set its overflow/underflow flag (TFn) and cause an interrupt (if enabled) when the value in the timer (TMRnH and TMRnL registers) matches the 16-bit value in the Reload/Capture Registers (RCAPnH and RCAPnL). This is considered an underflow event, and will cause the timer to load the value 0xFFFF. The timer is automatically restarted when an underflow occurs.

Counter/Timer with Auto-Reload mode is selected by clearing the CP/RLn bit. Setting TRn to logic 1 enables and starts the timer.

In Auto-Reload Mode, the External Flag (EXFn) toggles upon every overflow or underflow and does not cause an interrupt. The EXFn flag can be thought of as the most significant bit (MSB) of a 17-bit counter.




Figure 23.12. Tn Auto-reload Mode Block Diagram

C8051F040/1/2/3



23.2.4. Toggle Output Mode

Timer n have the capability to toggle the state of their respective output port pins (T2, T3, or T4) to produce a 50% duty cycle waveform output. The port pin state will change upon the overflow or underflow of the respective timer (depending on whether the timer is counting *up* or *down*). The toggle frequency is determined by the clock source of the timer and the values loaded into RCAPnH and RCAPnL. When counting DOWN, the auto-reload value for the timer is 0xFFFF, and underflow will occur when the value in the timer matches the value stored in RCAPnH:RCAPnL. When counting UP, the auto-reload value for the timer is RCAPnH:RCAPnL, and overflow will occur when the value in the timer is not provide the timer transitions from 0xFFFF to the reload value.

To output a square wave, the timer is placed in reload mode (the Capture/Reload Select Bit in TMRnCN and the Timer/Counter Select Bit in TMRnCN are cleared to '0'). The timer output is enabled by setting the Timer Output Enable Bit in TMRnCF to '1'. The timer should be configured via the timer clock source and reload/underflow values such that the timer overflow/underflows at 1/2 the desired output frequency. The port pin assigned by the crossbar as the timer's output pin should be configured as a digital output (see Section "17. PORT INPUT/OUTPUT" on page 189). Setting the timer's Run Bit (TRn) to '1' will start the toggle of the pin. A Read/Write of the Timer's Toggle Output State Bit (TMRnCF.2) is used to read the state of the toggle output, or to force a value of the output. This is useful when it is desired to start the toggle of a pin in a known state, or to force the pin into a desired state when the toggle mode is halted.

Equation 23.1. Square Wave Frequency

If timer is configured to count up:

$$F_{sq} = \frac{2}{F_{TCLK}} \cdot (65535 - RCAPn)$$

If timer is configured to count down:

$$F_{sq} = \frac{2}{F_{TCLK}} \cdot (RCAPn)$$



Figure 23.13. TMRnCN: Timer n Control Registers

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
TFn	EXFn	-	-	EXENn	TRn	C/Tn	CP/RLn	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit Addressable
SFR Addre	ss: TMR2CN:0xC8	3;TMR3CN:0x0	C8;TMR4CN:(0xC8				
SFR Pag	ge: TMR2CN: page	e 0;TMR3CN: j	page 1;TMR4C	CN: page 2				
Bit7:	TFn: Timer n	Overflow/U	nderflow Fl	ag.				
11	Set by hardwa				om 0xFFFF	to 0x0000, 1	underflows fr	om the value
	placed in RCA							
	0xFFFF (in C	-	· · · · · · · · · · · · · · · · · · ·		*	-		
	vector to the T must be cleared			outine. This b	it is not auto	omatically c	leared by hard	dware and
Bit6:	EXFn: Timer	•						
2.101	Set by hardwa		-		caused by a	high-to-low	transition on	the TnEX
	input pin and	EXENn is lo	ogic 1. When	n the Timer in	terrupt is er	nabled, settir	ng this bit cau	ses the CPU
	to vector to th		-	e routine. This	s bit is not a	utomatically	v cleared by h	ardware and
D:45 4.	must be cleare Reserved.	ed by softwa	re.					
Bit5-4: Bit3:	EXENn: Time	er n External	Enable					
DIIJ.	Enables high-			EX to trigger	captures, re	loads, and c	ontrol the dir	ection of th
	timer/counter							
	down when in				nEX should	l be configur	ed as a digita	l input.
	0: Transitions						<u>.</u>	,
	1: Transitions		X pin cause	capture, reloa	d, or contro	of the direction	on of timer co	ount (up or
	down) as follo Capture Mode		Transition o	n TnFX nin c	auses RCAI	PnH·RCAPn	I to canture	timer value
	Auto-Reload		i i diisition o	in rinest pin c				
			o-'0' transiti	ion causes rele	oad of timer	and sets the	EXFn Flag.	
			-	l controls dire	ction of tim	er (up or do	wn).	
Bit2:	TRn: Timer n							
	This bit enable 0: Timer disab		he respectiv	e Timer.				
	1: Timer enab		ing/countin	σ				
Bit1:	C/Tn: Counter		-	5.				
	0: Timer Func	tion: Timer	incremented	d by clock def	ined by Tnl	M1:TnM0 (1	MRnCF.4:TI	MRnCF.3).
	1: Counter Fu			ted by high-to	-low transit	ions on exte	rnal input pin	
Bit0:	CP/RLn: Capt			, . . ,				
	This bit select			ictions in capt	ure or auto-	reload mode		
	0: Timer is in 1: Timer is in							
	1. 1 mor 15 m	Cupture 1010						

C8051F040/1/2/3



Figure 23.14. TMRnCF: Timer n Configuration Registers

-	-	-	R/W TnM1	R/W TnM0	R/W TOGn	R/W TnOE	R/W DCEN	0000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit Addressat
	ess: TMR2CF:0xC9 age TMR2CF: page							
Bit7-5:	Reserved.							
Bit4-3:	TnM1 and Tn Bits used to se SYSCLK divi source is selec 00: SYSCLK/ 01: SYSCLK 10: EXTERN 11: SYSCLK/	elect the Tin ded by 2 or ted as follo 12 AL CLOCK	ner clock sou 12, or an ext ws:	rce. The sour				
Bit2:	TOGn: Toggle When timer is written to in o	e output stat used to tog	gle a port pi		be used to r	ead the state	of the outp	ut, or can b
Bit1:	TnOE: Timer This bit enable NOTE: A time CP/RLn = 0 C/Tn = 1 TnOE = 1 Load RCAPnI Configure Por 0: Output of to 1: Output of to	es the timer er is configu H:RCAPnL et Pin for ou oggle mode	to output a 5 red for Squa (See "Square atput (See See not available	re Wave Outp e Wave Frequ ction " 17. PC e at Timers's	out as follow uency" on pa DRT INPUT assigned por	s: ge 282.) ' <mark>/OUTPUT</mark> '' t pin.		
Bit0:	DCEN: Decre This bit enable 0: Timer will	ment Enabl es the timer count up, re	e Bit. to count up gardless of t	or down as de	etermined by nEX.	the state of	TnEX.	



Figure 23.15. RCAPnL: Timer n Capture Register Low Byte




Figure 23.16. RCAPnH: Timer n Capture Register High Byte





Figure 23.17. TMRnL: Timer n Low Byte

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
								00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	_
SFR Addre	ss: TMR2L: 0xCC;	TMR3L: 0xC	C; TMR4L: 0xC	CC				
SFR Pag	ge: TMR2L: page 0	: TMR3L: pag	e 1: TMR4L: pa	ige 2				
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	5	, p.2	,,	.8				
its 7-0:	TLn: Timer n	Low Byte.						
	The TLn regis	•	the low byte	of the 16 hi	t Timer n			
		ter comanis		01 uie 10-01				





## Figure 23.18. TMRnH Timer n High Byte






# 24. PROGRAMMABLE COUNTER ARRAY

The Programmable Counter Array (PCA0) provides enhanced timer functionality while requiring less CPU intervention than the standard 8051 counter/timers. PCA0 consists of a dedicated 16-bit counter/timer and six 16-bit capture/ compare modules. Each capture/compare module has its own associated I/O line (CEXn) which is routed through the Crossbar to Port I/O when enabled (See Section "17.1. Ports 0 through 3 and the Priority Crossbar Decoder" on page 190). The counter/timer is driven by a programmable timebase that can select between six inputs as its source: system clock, system clock divided by four, system clock divided by twelve, the external oscillator clock source divided by 8, Timer 0 overflow, or an external clock signal on the ECI line. Each capture/compare module may be configured to operate independently in one of six modes: Edge-Triggered Capture, Software Timer, High-Speed Output, Frequency Output, 8-Bit PWM, or 16-Bit PWM (each is described in Section 24.2). The PCA is configured and controlled through the system controller's Special Function Registers. The basic PCA block diagram is shown in Figure 24.1.





C8051F040/1/2/3



# 24.1. PCA Counter/Timer

The 16-bit PCA counter/timer consists of two 8-bit SFRs: PCA0L and PCA0H. PCA0H is the high byte (MSB) of the 16-bit counter/timer and PCA0L is the low byte (LSB). Reading PCA0L automatically latches the value of PCA0H into a "snapshot" register; the following PCA0H read accesses this "snapshot" register. Reading the PCA0L Register first guarantees an accurate reading of the entire 16-bit PCA0 counter. Reading PCA0H or PCA0L does not disturb the counter operation. The CPS2-CPS0 bits in the PCA0MD register select the timebase for the counter/timer as shown in Table 24.1. Note that in 'External oscillator source divided by 8' mode, the external oscillator source is synchronized with the system clock, and must have a frequency less than or equal to the system clock.

When the counter/timer overflows from 0xFFFF to 0x0000, the Counter Overflow Flag (CF) in PCA0MD is set to logic 1 and an interrupt request is generated if CF interrupts are enabled. Setting the ECF bit in PCA0MD to logic 1 enables the CF flag to generate an interrupt request. The CF bit is not automatically cleared by hardware when the CPU vectors to the interrupt service routine, and must be cleared by software (Note: PCA0 interrupts must be globally enabled before CF interrupts are recognized. PCA0 interrupts are globally enabled by setting the EA bit (IE.7) and the EPCA0 bit in EIE1 to logic 1). Clearing the CIDL bit in the PCA0MD register allows the PCA to continue normal operation while the CPU is in Idle mode.


CPS2	CPS1	CPS0	Timebase
0	0	0	System clock divided by 12
0	0	1	System clock divided by 4
0	1	0	Timer 0 overflow
0	1	1	High-to-low transitions on $ECI^{\dagger}$ (max rate = system clock divided by 4)
1	0	0	System clock
1	0	1	External clock divided by 8 [‡]

<b>Table 24.1.</b>	PCA	Timebase	Input	Ontions
<b>IUNIC # 1010</b>		Imcouse	Input	Options

[†] The minimum high or low time for the ECI input signal is at least 2 system clock cycles.

[‡] External oscillator source divided by 8 is synchronized with the system clock.

#### Figure 24.2. PCA Counter/Timer Block Diagram





# 24.2. Capture/Compare Modules

Each module can be configured to operate independently in one of six operation modes: Edge-triggered Capture, Software Timer, High Speed Output, Frequency Output, 8-Bit Pulse Width Modulator, or 16-Bit Pulse Width Modulator. Each module has Special Function Registers (SFRs) associated with it in the CIP-51 system controller. These registers are used to exchange data with a module and configure the module's mode of operation.


Table 24.2 summarizes the bit settings in the PCA0CPMn registers used to select the PCA0 capture/compare module's operating modes. Setting the ECCFn bit in a PCA0CPMn register enables the module's CCFn interrupt. Note: PCA0 interrupts must be globally enabled before individual CCFn interrupts are recognized. PCA0 interrupts are globally enabled by setting the EA bit (IE.7) and the EPCA0 bit (EIE1.3) to logic 1. See Figure 24.3 for details on the PCA interrupt configuration.

10	Table 24.2. I CAUCI IN Register Settings for I CA Capture/Compare modules										
PWM16	ECOM	CAPP	CAPN	MAT	TOG	PWM	ECCF	Operation Mode			
Х	Х	1	0	0	0	0	Х	Capture triggered by positive edge on CEXn			
Х	Х	0	1	0	0	0	Х	Capture triggered by negative edge on CEXn			
Х	Х	1	1	0	0	0	Х	Capture triggered by transition on CEXn			
Х	1	0	0	1	0	0	Х	Software Timer			
Х	1	0	0	1	1	0	Х	High Speed Output			
Х	1	0	0	0	1	1	Х	Frequency Output			
0	1	0	0	0	0	1	0	8-Bit Pulse Width Modulator			
1	1	0	0	0	0	1	0	16-Bit Pulse Width Modulator			
	VD	240									

 Table 24.2. PCA0CPM Register Settings for PCA Capture/Compare Modules

X = Don't Care





© 2003 Cygnal Integrated Products, Inc. DS005-1.2MAY03

C8051F040/1/2/3



### 24.2.1. Edge-triggered Capture Mode

In this mode, a valid transition on the CEXn pin causes PCA0 to capture the value of the PCA0 counter/timer and load it into the corresponding module's 16-bit capture/compare register (PCA0CPLn and PCA0CPHn). The CAPPn and CAPNn bits in the PCA0CPMn register are used to select the type of transition that triggers the capture: low-to-high transition (positive edge), high-to-low transition (negative edge), or either transition (positive or negative edge). When a capture occurs, the Capture/Compare Flag (CCFn) in PCA0CN is set to logic 1 and an interrupt request is generated if CCF interrupts are enabled. The CCFn bit is not automatically cleared by hardware when the CPU vectors to the interrupt service routine, and must be cleared by software.

<u>Note</u>: The signal at the CEXn pin must be logic high or low for at least two system clock cycles in order for it to be recognized as valid by the hardware.


PCA Interrupt PCA0CPMn PCA0CN PCA0CPLn (to CCFn) PCA0CPHn 0 0 I CEXn Capture Port I/O Crossbar - 0 PCA PCA0L PCA0H Timebase

#### Figure 24.4. PCA Capture Mode Diagram



# 24.2.2. Software Timer (Compare) Mode

In Software Timer mode, the PCA0 counter/timer is compared to the module's 16-bit capture/compare register (PCA0CPHn and PCA0CPLn). When a match occurs, the Capture/Compare Flag (CCFn) in PCA0CN is set to logic 1 and an interrupt request is generated if CCF interrupts are enabled. The CCFn bit is not automatically cleared by hardware when the CPU vectors to the interrupt service routine, and must be cleared by software. Setting the ECOMn and MATn bits in the PCA0CPMn register enables Software Timer mode.










### 24.2.3. High Speed Output Mode

In High Speed Output mode, a module's associated CEXn pin is toggled each time a match occurs between the PCA Counter and the module's 16-bit capture/compare register (PCA0CPHn and PCA0CPLn) Setting the TOGn, MATn, and ECOMn bits in the PCA0CPMn register enables the High-Speed Output mode.



# Figure 24.6. PCA High Speed Output Mode Diagram



# 24.2.4. Frequency Output Mode


Frequency Output Mode produces a programmable-frequency square wave on the module's associated CEXn pin. The capture/compare module high byte holds the number of PCA clocks to count before the output is toggled. The frequency of the square wave is then defined by Equation 24.1.


# **Equation 24.1. Square Wave Frequency Output**

$$F_{sqr} = \frac{F_{PCA}}{2 \times PCA0CPHn}$$

Note: A value of 0x00 in the PCA0CPHn register is equal to 256 for this equation.

Where  $F_{PCA}$  is the frequency of the clock selected by the CPS2-0 bits in the PCA mode register, PCA0MD. The lower byte of the capture/compare module is compared to the PCA0 counter low byte; on a match, CEXn is toggled and the offset held in the high byte is added to the matched value in PCA0CPLn. Frequency Output Mode is enabled by setting the ECOMn, TOGn, and PWMn bits in the PCA0CPMn register.





C8051F040/1/2/3




#### 24.2.5. 8-Bit Pulse Width Modulator Mode

Each module can be used independently to generate pulse width modulated (PWM) outputs on its associated CEXn pin. The frequency of the output is dependent on the timebase for the PCA0 counter/timer. The duty cycle of the PWM output signal is varied using the module's PCA0CPLn capture/compare register. When the value in the low byte of the PCA0 counter/timer (PCA0L) is equal to the value in PCA0CPLn, the output on the CEXn pin will be high. When the count value in PCA0L overflows, the CEXn output will be low (see Figure 24.8). Also, when the counter/timer low byte (PCA0L) overflows from 0xFF to 0x00, PCA0CPLn is reloaded automatically with the value stored in the counter/timer's high byte (PCA0H) without software intervention. Setting the ECOMn and PWMn bits in the PCA0CPMn register enables 8-Bit Pulse Width Modulator mode. The duty cycle for 8-Bit PWM Mode is given by Equation 24.2.

ww.DataSheet4U.com

### Equation 24.2. 8-Bit PWM Duty Cycle

 $DutyCycle = \frac{(256 - PCA0CPHn)}{256}$ 



#### Figure 24.8. PCA 8-Bit PWM Mode Diagram




#### 24.2.6. 16-Bit Pulse Width Modulator Mode

Each PCA0 module may also be operated in 16-Bit PWM mode. In this mode, the 16-bit capture/compare module defines the number of PCA0 clocks for the low time of the PWM signal. When the PCA0 counter matches the module contents, the output on CEXn is asserted high; when the counter overflows, CEXn is asserted low. To output a varying duty cycle, new value writes should be synchronized with PCA0 CCFn match interrupts. 16-Bit PWM Mode is enabled by setting the ECOMn, PWMn, and PWM16n bits in the PCA0CPMn register. For a varying duty cycle, CCFn should also be set to logic 1 to enable match interrupts. The duty cycle for 16-Bit PWM Mode is given by

## Equation 24.3. 16-Bit PWM Duty Cycle

$$DutyCycle = \frac{(65536 - PCA0CPn)}{65536}$$

ww.DataSheet4U.com



#### Figure 24.9. PCA 16-Bit PWM Mode



# 24.3. Register Descriptions for PCA0

Following are detailed descriptions of the special function registers related to the operation of PCA0.

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value					
CF	CR	CCF5	CCF4	CCF3	CCF2	CCF1	CCF0	00000000					
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0 SFR Address	s: 0xD8					
							SFR Page						
n Dive													
Bit7:	CF: PCA Counter/Timer Overflow Flag. Set by hardware when the PCA0 Counter/Timer overflows from 0xFFFF to 0x0000. When the												
	Set by hardware when the PCA0 Counter/Timer overflows from 0xFFFF to 0x0000. When the Counter/Timer Overflow (CF) interrupt is enabled, setting this bit causes the CPU to vector to the CF												
	interrupt service routine. This bit is not automatically cleared by hardware and must be cleared by												
	software.	ice ioutilie.		automatica	ily cleared by	y natuwate a	and must be	cleared by					
Bit6:		ounter/Time	Run Contro	1									
Dito.	CR: PCA0 Counter/Timer Run Control. This bit enables/disables the PCA0 Counter/Timer.												
	0: PCA0 Counter/Timer disabled.												
	1: PCA0 Cou												
Bit5:	CCF5: PCA0 Module 5 Capture/Compare Flag.												
	This bit is set by hardware when a match or capture occurs. When the CCF interrupt is enabled, set-												
	ting this bit causes the CPU to vector to the CCF interrupt service routine. This bit is not automati-												
	cally cleared by hardware and must be cleared by software.												
Bit4:	CCF4: PCA0 Module 4 Capture/Compare Flag.												
	This bit is set by hardware when a match or capture occurs. When the CCF interrupt is enabled, set-												
	ting this bit causes the CPU to vector to the CCF interrupt service routine. This bit is not automati-												
	cally cleared				oftware.								
Bit3:	CCF3: PCA0 Module 3 Capture/Compare Flag.												
	This bit is set by hardware when a match or capture occurs. When the CCF interrupt is enabled, set-												
	ting this bit causes the CPU to vector to the CCF interrupt service routine. This bit is not automati- cally cleared by hardware and must be cleared by software.												
Bit2:	CCF2: PCA0	•		•	onware.								
DILZ.	This bit is set				a occurs Wh	on the CCE	interrunt is	anablad sat					
	ting this bit ca	•		-			-						
	cally cleared				-	ce routille.		automati-					
Bit1:	CCF1: PCA0				onware.								
51111	This bit is set				e occurs. Wh	en the CCF	interrupt is o	enabled, set					
	ting this bit ca	•		-			-						
	cally cleared												
Bit0.	-												
Bit0:	CCF0: PCA0		apture/Com										

# Figure 24.10. PCA0CN: PCA Control Register



# Figure 24.11. PCA0MD: PCA0 Mode Register

CIDL Bit7 Bit7:	- Bit6	Bit5		- CPS2 it4 Bit3	CPS1 Bit2	CPS0 Bit1	ECF Bit0	0000000
	Bit6	Bit5	В	it4 Bit3	Bit2	Bit1	Bit0	
Bit7:							2110	
Bit7:							SFR Addres SFR Pag	
	CIDL: PCA	A0 Counter	/Timer Idl	e Control.				
	Specifies P	CA0 behav	vior when	CPU is in Idle Mod	le.			
	-			ormally while the		oller is in Id	le Mode.	
	1: PCA0 oj	peration is	suspended	while the system of	controller is	in Idle Mode	•	
Bits6-4:			· ·	= don't care.				
Bits3-1:				ner Pulse Select.				
	These bits	select the t	imebase sc	ource for the PCA0	counter			
	CDC	CDC4	CDCA					
1	CPS2	CPS1	CPS0	Timebase	.1.11.10			
	0	0	0	System clock div	•			
	0	0	1	System clock div Timer 0 overflow	•			
	0	1	0			4		
	0	1	1	High-to-low trans by 4)	sitions on EC	CI [†] (max rate	= system c	lock divide
	1	0	0	System clock				
	1	0	1	External clock di	vided by 8 [‡]			
	1	1	0	Reserved				
	1	1	1	Reserved				
	1 † The min	1 imum high	1 or low time		-	-		-

C8051F040/1/2/3



# Figure 24.12. PCA0CPMn: PCA0 Capture/Compare Mode Registers


R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value				
PWM16	n ECOMn	CAPPn	CAPNn	MATn	TOGn	PWMn	ECCFn	0000000				
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0					
SFR Addre	ss: PCA0CPM0: 02	xDA, PCA0CPN	41: 0xDB, PCA	OCPM2: 0xDC,	PCA0CPM3: 0	xDD, PCA0CPN	A4: 0xDE, PCA	AOCPM5: 0xD				
SFR Pag	ge: PCA0CPM0: pa	age 0, PCA0CPI	M1: page 0, PCA	AOCPM2: page (	, PCA0CPM3:	0, PCA0CPM4:	page 0, PCA0	CPM5: 0				
Bit7:	PWM16n: 16-											
	This bit select		e when Pulse	Width Mod	ulation mode	is enabled (	PWMn = 1).					
	0: 8-bit PWM											
	1: 16-bit PWN											
Bit6:	ECOMn: Comparator Function Enable. This bit enables/disables the comparator function for PCA0 module n.											
		es/disables th	ne comparato	r function for	PCA0 mod	ule n.						
	0: Disabled.											
	1: Enabled.											
Bit5:	CAPPn: Capt											
	This bit enable	es/disables th	ne positive ed	ge capture fo	or PCA0 mod	lule n.						
	0: Disabled.											
	1: Enabled.											
Bit4:	CAPNn: Capt											
	This bit enable	es/disables th	ne negative eq	lge capture f	or PCA0 mo	dule n.						
	0: Disabled.											
	1: Enabled.											
Bit3:	MATn: Match											
	This bit enable											
	PCA0 counter with a module's capture/compare register cause the CCFn bit in PCA0MD register to											
	be set to logic 1.											
	0: Disabled.											
	1: Enabled.											
Bit2:	TOGn: Toggle											
	This bit enabl											
	PCA0 counter		-			-						
	gle. If the PW	Mn bit is als	o set to logic	1, the modul	e operates in	Frequency (	Dutput Mode	e.				
	0: Disabled.											
	1: Enabled.											
Bit1:	PWMn: Pulse											
	This bit enable											
	lated signal is	-	-			-						
	if PWM16n lo	ogic 1. If the	TOGn bit is a	also set, the r	nodule opera	ites in Freque	ency Output	Mode.				
	0: Disabled.											
-	1: Enabled.	10										
Bit0:	ECCFn: Capt											
	This bit sets the	-	-	Compare Fl	ag (CCFn) 11	nterrupt.						
	0: Disable CC				1 005							
	1: Enable a Ca	apture/Comp	are Flag inter	rupt request	when CCFn	is set.						



C8051F040/1/2/3

SFR Address: 0xFA SFR Page: 0

# Figure 24.13. PCA0L: PCA0 Counter/Timer Low Byte



Bits 7-0: PCA0H: PCA0 Counter/Timer High Byte. The PCA0H register holds the high byte (MSB) of the 16-bit PCA0 Counter/Timer.





# Figure 24.15. PCA0CPLn: PCA0 Capture Module Low Byte

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
								00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
SFR Address:	PCA0CPL0: 0x	FB, PCA0CPL	1: 0xFD, PCA0	CPL2: 0xE9, PO	CA0CPL3: 0xEl	B, PCA0CPL4:	0xED, PCA0Cl	PL5: 0xE1
SFR Page:	PCA0CPL0: pa	ige 0, PCA0CPI	L1: page 0, PCA	OCPL2: page 0	, PCA0CPL3: p	age 0, PCA0CP	PL4: page 0, PC.	A0CPL5: 0
	PCA0CPLn: I The PCA0CP	-		•	of the 16-bit	capture mod	lule n.	

# Figure 24.16. PCA0CPHn: PCA0 Capture Module High Byte

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
								00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	_
SFR Addre	ss: PCA0CPH0: 02	KFC, PCA0CPH	11: 0xFD, PCA	OCPH2: 0xEA, I	PCA0CPH3: 0x	EC, PCA0CPH4	4: 0xEE, PCA0	CPH5: 0xE2
SFR Pa	ge: PCA0CPH0: pa	age 0, PCA0CP	H1: page 0, PC	A0CPH2: page (	), PCA0CPH3:	page 0, PCA0C	PH4: page 0, P	CA0CPH5: 0
Bits7-0:	PCA0CPHn: The PCA0CP				) of the 16-b	it capture mo	odule n.	



# **25.** JTAG (IEEE 1149.1)

Each MCU has an on-chip JTAG interface and logic to support boundary scan for production and in-system testing, Flash read/write operations, and non-intrusive in-circuit debug. The JTAG interface is fully compliant with the IEEE 1149.1 specification. Refer to this specification for detailed descriptions of the Test Interface and Boundary-Scan Architecture. Access of the JTAG Instruction Register (IR) and Data Registers (DR) are as described in the Test Access Port and Operation of the IEEE 1149.1 specification.

The JTAG interface is accessed via four dedicated pins on the MCU: TCK, TMS, TDI, and TDO.

Through the 16-bit JTAG Instruction Register (IR), any of the seven instructions shown in Figure 25.1 can be commanded. There are three DR's associated with JTAG Boundary-Scan, and four associated with Flash read/write operations on the MCU.

			Reset Value 0x0000
Bit15	1 1	Bit0	
IR Value	Instruction	Description	
0x0000	EXTEST	Selects the Boundary Data Register for control and observability of all	device pins
0x0002	SAMPLE/	Selects the Boundary Data Register for observability and presetting the	e scan-path
	PRELOAD	latches	-
0x0004	IDCODE	Selects device ID Register	
0xFFFF	BYPASS	Selects Bypass Data Register	
0x0082	Flash Control	Selects FLASHCON Register to control how the interface logic respon	ds to reads
		and writes to the FLASHDAT Register	
0x0083	Flash Data	Selects FLASHDAT Register for reads and writes to the Flash memory	1
0x0084	Flash Address	Selects FLASHADR Register which holds the address of all Flash read	write, and
		erase operations	
	1		

# Figure 25.1. IR: JTAG Instruction Register

C8051F040/1/2/3



#### 25.1. **Boundary Scan**

The DR in the Boundary Scan path is an 134-bit shift register. The Boundary DR provides control and observability of all the device pins as well as the SFR bus and Weak Pullup feature via the EXTEST and SAMPLE commands.

	Bit	Action	Target
	0	Capture	Reset Enable from MCU (C8051F040 devices)
		Update	Reset Enable to /RST pin (C8051F040 devices)
	1	Capture	Reset input from /RST pin (C8051F040 devices)
neet4U.	com	Update	Reset output to /RST pin (C8051F040 devices)
	2	Capture	Reset Enable from MCU (C8051F040 devices)
		Update	Reset Enable to /RST pin (C8051F040 devices)
	3	Capture	Reset input from /RST pin (C8051F040 devices)
		Update	Reset output to /RST pin (C8051F040 devices)
	4	Capture	CANRX output enable to pin
		Update	CANRX output enable to pin
	5	Capture	CANRX input from pin
		Update	CANRX output to pin
	6	Capture	CANTX output enable to pin
		Update	CANTX output enable to pin
	7	Capture	CANTX input from pin
		Update	CANTX output to pin
	8	Capture	External Clock from XTAL1 pin
		Update	Not used
	9	Capture	Weak pullup enable from MCU
		Update	Weak pullup enable to Port Pins
	10, 12, 14, 16, 18,	Capture	P0.n output enable from MCU (e.g. Bit6=P0.0, Bit8=P0.1, etc.)
	20, 22, 24	Update	P0.n output enable to pin (e.g. Bit6=P0.0oe, Bit8=P0.1oe, etc.)
	11, 13, 15, 17, 19,	Capture	P0.n input from pin (e.g. Bit7=P0.0, Bit9=P0.1, etc.)
	21, 23, 25	Update	P0.n output to pin (e.g. Bit7=P0.0, Bit9=P0.1, etc.)
	26, 28, 30, 32, 34,	Capture	P1.n output enable from MCU
	36, 38, 40	Update	P1.n output enable to pin
	27, 29, 31, 33, 35,	Capture	P1.n input from pin
	37, 39, 41	Update	P1.n output to pin
	42, 44, 46, 48, 50,	Capture	P2.n output enable from MCU
	52, 54, 56	Update	P2.n output enable to pin
	43, 45, 47, 49, 51,	Capture	P2.n input from pin
	53, 55, 57	Update	P2.n output to pin
	58, 60, 62, 64, 66,	Capture	P3.n output enable from MCU
	68, 70, 72	Update	P3.n output enable to pin
	59, 61, 63, 65, 67,	Capture	P3.n input from pin
	69, 71, 73	Update	P3.n output to pin
	74, 76, 78, 80, 82,	Capture	P4.n output enable from MCU
	84, 86, 88	Update	P4.n output enable to pin
	75, 77, 79, 81, 83,	Capture	P4.n input from pin
	85, 87, 89	Update	P4.n output to pin

### Table 25.1. Boundary Data Register Bit Definitions

DS005-1.2MAY03 © 2003 Cygnal Integrated Products, Inc.



# C8051F040/1/2/3

## Table 25.1. Boundary Data Register Bit Definitions

EXTEST provides access to both capture and update actions, while Sample only performs a capture.

Bit	Action	Target					
90, 92, 94, 96, 98,	Capture	P5.n output enable from MCU					
100, 102, 104	Update	P5.n output enable to pin					
91, 93, 95, 97, 99,	Capture	P5.n input from pin					
101, 103, 105	Update	P5.n output to pin					
106, 108, 110, 112,	Capture	P6.n output enable from MCU					
114, 116, 118, 120	Update	P6.n output enable to pin					
107, 109, 111, 113,	Capture	P6.n input from pin					
115, 117, 119, 121	Update	P6.n output to pin					
122, 124, 126, 128,	Capture	P7.n output enable from MCU					
130, 132, 134, 136	Update	P7.n output enable to pin					
123, 125, 127, 129,	Capture	P7.n input from pin					
131, 133, 135, 137	Update	P7.n output to pin					

#### **25.1.1. EXTEST Instruction**

The EXTEST instruction is accessed via the IR. The Boundary DR provides control and observability of all the device pins as well as the Weak Pullup feature. All inputs to on-chip logic are set to logic 1.

#### **25.1.2. SAMPLE Instruction**

The SAMPLE instruction is accessed via the IR. The Boundary DR provides observability and presetting of the scanpath latches.

#### **25.1.3. BYPASS Instruction**

The BYPASS instruction is accessed via the IR. It provides access to the standard JTAG Bypass data register.

#### **25.1.4. IDCODE Instruction**

The IDCODE instruction is accessed via the IR. It provides access to the 32-bit Device ID register.

# Figure 25.2. DEVICEID: JTAG Device ID Register

							Reset Value
Vers	ion	Part Number		Manufacturer ID		1	0xn0005243
Bit31	Bit28	Bit27	Bit12	Bit11	Bit1	Bit0	
Version $= 00$	00b						
	0000 000		0.5100				
Part Number	= 0000 000	00 0000 0101b (C8	S051F04	40/1/2/3)			
Manufacturer ID = 0010 0100 001b (Cygnal Integrated Products)							
wanulactule	10 - 0010	oroo ooro (Cygn	iai integ				

C8051F040/1/2/3



### 25.2. Flash Programming Commands

The Flash memory can be programmed directly over the JTAG interface using the Flash Control, Flash Data, Flash Address, and Flash Scale registers. These Indirect Data Registers are accessed via the JTAG Instruction Register. Read and write operations on indirect data registers are performed by first setting the appropriate DR address in the IR register. Each read or write is then initiated by writing the appropriate Indirect Operation Code (IndOpCode) to the selected data register. Incoming commands to this register have the following format:

19:18	17:0
IndOpCode	WriteData

www.DataSheet4U_IndOpCode: These bit set the operation to perform according to the following table:

IndOpCode	Operation			
0x	Poll			
10	Read			
11	Write			

The Poll operation is used to check the Busy bit as described below. Although a Capture-DR is performed, no Update-DR is allowed for the Poll operation. Since updates are disabled, polling can be accomplished by shifting in/ out a single bit.

The Read operation initiates a read from the register addressed by the DRAddress. Reads can be initiated by shifting only 2 bits into the indirect register. After the read operation is initiated, polling of the Busy bit must be performed to determine when the operation is complete.

The write operation initiates a write of WriteData to the register addressed by DRAddress. Registers of any width up to 18 bits can be written. If the register to be written contains fewer than 18 bits, the data in WriteData should be left-justified, i.e. its MSB should occupy bit 17 above. This allows shorter registers to be written in fewer JTAG clock cycles. For example, an 8-bit register could be written by shifting only 10 bits. After a Write is initiated, the Busy bit should be polled to determine when the next operation can be initiated. The contents of the Instruction Register should not be altered while either a read or write operation is busy.

Outgoing data from the indirect Data Register has the following format:

19	18:1	0
0	ReadData	Busy

The Busy bit indicates that the current operation is not complete. It goes high when an operation is initiated and returns low when complete. Read and Write commands are ignored while Busy is high. In fact, if polling for Busy to be low will be followed by another read or write operation, JTAG writes of the next operation can be made while checking for Busy to be low. They will be ignored until Busy is read low, at which time the new operation will initiate. This bit is placed ate bit 0 to allow polling by single-bit shifts. When waiting for a Read to complete and Busy is 0, the following 18 bits can be shifted out to obtain the resulting data. ReadData is always right-justified. This allows registers shorter than 18 bits to be read using a reduced number of shifts. For example, the results from a byte-read requires 9 bit shifts (Busy + 8 bits).



# Figure 25.3. FLASHCON: JTAG Flash Control Register

SFLE	WRM	(D)	WRMD1	WRMD0	RDMD3	RDMD2	RDMD1	RDMD0	Reset Val 000000	
Bit7	Bit		Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	000000	
Bit/	Bit	0	BID	B114	ВЦЭ	BIt2	BIU	BIIU		
This regist Register.	ter determ	nines h	now the Flas	sh interface lo	ogic will resp	pond to reads	s and writes	to the FLASI	IDAT	
Bits7-4:	WRMD	3-0: W	Vrite Mode S	Select Bits.						
	The Wri	te Mo	de Select Bi	its control ho	w the interfa	ice logic resp	onds to writ	tes to the FLA	ASHDAT	
	Register	per th	ne following	values:						
	0000:	A FL	ASHDAT w	vrite replaces	the data in t	he FLASHD	AT register,	but is otherw	vise ignore	
	0001:	A FL	ASHDAT w	vrite initiates	a write of F	LASHDAT i	nto the mem	ory address b	by the	
				ister. FLASH						
	0010:	A FL	ASHDAT w	rite initiates	an erasure (s	sets all bytes	to 0xFF) of t	the Flash page	e containi	
	the address in FLASHADR. The data written must be 0xA5 for the erase to occur.									
	FLASHADR is not affected. If FLASHADR = $0x7DFE - 0x7DFF$ , the entire user space will									
			· ·		• 1	t for Reserve	d area 0x7E	00 - 0x7FFF)	•	
				AD3-0 are re	served.)					
Bits3-0:	RDMD3-0: Read Mode Select Bits.									
					w the interfa	ce logic resp	onds to reads	s to the FLAS	HDAT R	
	ister per the following values:									
	0000: A FLASHDAT read provides the data in the FLASHDAT register, but is otherwise ignored.									
	0001: A FLASHDAT read initiates a read of the byte addressed by the FLASHADR register if no									
		-		ently active.						
	0010: A FLASHDAT read initiates a read of the byte addressed by FLASHADR only if no									
								een read from		
	FLASHDAT. This mode allows single bytes to be read (or the last byte of a block) without									
	initiating an extra read. (All other values for RDMD3-0 are reserved.)									
			e							





# Figure 25.5. FLASHADR: JTAG Flash Address Register

								Reset Value 0x0000		
Bit15							Bit0			
after each re	This register holds the address for all JTAG Flash read, write, and erase operations. This register autoincrements after each read or write, regardless of whether the operation succeeded or failed.									

# Figure 25.4. FLASHDAT: JTAG Flash Data Register

								Reset Value	
								0000000000	
Bit9				•			Bit0	2	
This regis	ter is used to read	d or write d	lata to the Fl	ash memory	across the JT	TAG interfac	e.		
Bits9-2:	DATA7-0: Flas	h Data Byt	e.						
Bit1:	FAIL: Flash Fail Bit.								
	0: Previous Flash memory operation was successful.								
	1: Previous Flash memory operation failed. Usually indicates the associated memory location was locked.								
Bit0:	BUSY: Flash B	usy Bit.							
	0: Flash interface logic is not busy.								
	1: Flash interface logic is processing a request. Reads or writes while BUSY = 1 will not								
	initiate another	operation							



# 25.3. Debug Support

Each MCU has on-chip JTAG and debug logic that provides non-intrusive, full speed, in-circuit debug support using the production part installed in the end application, via the four pin JTAG I/F. Cygnal's debug system supports inspection and modification of memory and registers, breakpoints, and single stepping. No additional target RAM, program memory, or communications channels are required. All the digital and analog peripherals are functional and work correctly (remain synchronized) while debugging. The Watchdog Timer (WDT) is disabled when the MCU is halted during single stepping or at a breakpoint.

The C8051F040DK is a development kit with all the hardware and software necessary to develop application code and perform in-circuit debug with each MCU in the C8051F04x family. Each kit includes an Integrated Development Environment (IDE) which has a debugger and integrated 8051 assembler. The kit also includes an RS-232 to JTAG interface module referred to as the Serial Adapter. There is also a target application board with a C8051F040 installed. RS-232 and JTAG cables and wall-mount power supply are also included.

C8051F040/1/2/3



# Disclaimers

**Life support**: These products are not designed for use in life support appliances or systems where malfunction of these products can reasonably be expected to result in personal injury. Cygnal Integrated Products customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Cygnal Integrated Products for any damages resulting from such applications.

**Right to make changes**: Cygnal Integrated Products reserves the right to make changes, without notice, in the products, including circuits and/or software, described or contained herein in order to improve design and/or performance. Cygnal Integrated Products assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work infringement, unless otherwise specified.

CIP-51 is a trademark of Cygnal Integrated Products, Inc. MCS-51 and SMBus are trademarks of Intel Corporation.  $I^2C$  is a trademark of Philips Semiconductor.

Cygnal Integrated Products, Inc. 4301 Westbank Drive Suite B-100 Austin, TX 78746 <u>www.cygnal.com</u>