HT2201

CMOS 1K 2-Wire Serial EEPROM

Features

- Operating voltage: 2.2V~5.5V
- Low power consumption
  - Operation: 5mA max.
  - Standby: 4μA max.
- Internal organization: 128×8
- 2-wire serial interface
- Write cycle time: 5ms max.
- Automatic erase-before-write operation
- Write operation with built-in timer
- 40-year data retention
- 10^6 erase/write cycles per word
- Industrial temperature range (−40°C to +85°C)
- 4-pin SIP, SOT-25 package

General Description

The HT2201 is a 1K-bit serial read/write non-volatile memory device using the CMOS floating gate process. Its 1024 bits of memory are organized into 128 words and each word is 8 bits. The device is optimized for use in many industrial and commercial applications where low power and low voltage operation are essential. The HT2201 is guaranteed for 1 million erase/write cycles and 40-year data retention.

Block Diagram



Pin Assignment



HT2201 – 4 SIP-A



HT2201 – SOT-25-A

Pin Description

Pin Name	I/O	Description
SDA	I/O	Serial data inputs/output
SCL	I	Serial clock data input
VSS	—	Negative power supply, ground
VCC	—	Positive power supply

Absolute Maximum Ratings

Supply Voltage .....V_{SS}–0.3V to V_{SS}+6.0V

Input Voltage .....V_{SS}–0.3V to V_{CC}+0.3V

Storage Temperature .....–50°C to 125°C

Operating Temperature.....–40°C to 85°C

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

D.C. Characteristics

Ta=–40°C~85°C

Symbol	Parameter	Test Conditions		Min.	Typ.	Max.	Unit
		V_{CC}	Conditions				
V_{CC}	Operating Voltage	—	—	2.2	—	5.5	V
I_{CC1}	Operating Current	5V	Read at 100kHz	—	—	2	mA
I_{CC2}	Operating Current	5V	Write at 100kHz	—	—	5	mA
V_{IL}	Input Low Voltage	—	—	–1	—	$0.3V_{CC}$	V
V_{IH}	Input High Voltage	—	—	$0.7V_{CC}$	—	V_{CC}+0.5	V
V_{OL}	Output Low Voltage	2.4V	I_{OL}=2.1mA	—	—	0.4	V
I_{LI}	Input Leakage Current	5V	V_{IN}=0 or V_{CC}	—	—	1	μA
I_{LO}	Output Leakage Current	5V	V_{OUT}=0 or V_{CC}	—	—	1	μA
I_{STB1}	Standby Current	5V	V_{IN}=0 or V_{CC}	—	—	4	μA
I_{STB2}	Standby Current	2.4V	V_{IN}=0 or V_{CC}	—	—	3	μA
C_{IN}	Input Capacitance (See Note)	—	f=1MHz 25°C	—	—	6	pF
C_{OUT}	Output Capacitance (See Note)	—	f=1MHz 25°C	—	—	8	pF

Note: These parameters are periodically sampled but not 100% tested

A.C. Characteristics

Ta=–40°C~85°C

Symbol	Parameter	Remark	Standard Mode*		V_{CC}=5V±10%		Unit
			Min.	Max.	Min.	Max.	
f_{SK}	Clock Frequency	—	—	100	—	400	kHz
t_{HIGH}	Clock High Time	—	4000	—	600	—	ns
t_{LOW}	Clock Low Time	—	4700	—	1200	—	ns
t_r	SDA and SCL Rise Time	Note	—	1000	—	300	ns
t_f	SDA and SCL Fall Time	Note	—	300	—	300	ns
$t_{HD:STA}$	START Condition Hold Time	After this period the first clock pulse is generated	4000	—	600	—	ns
$t_{SU:STA}$	START Condition Setup Time	Only relevant for repeated START condition	4000	—	600	—	ns
$t_{HD:DAT}$	Data Input Hold Time	—	0	—	0	—	ns
$t_{SU:DAT}$	Data Input Setup Time	—	200	—	100	—	ns
$t_{SU:STO}$	STOP Condition Setup Time	—	4000	—	600	—	ns
t_{AA}	Output Valid from Clock	—	—	3500	—	900	ns
t_{BUF}	Bus Free Time	Time in which the bus must be free before a new transmission can start	4700	—	1200	—	ns
t_{SP}	Input Filter Time Constant (SDA and SCL Pins)	Noise suppression time	—	100	—	50	ns
t_{WR}	Write Cycle Time	—	—	5	—	5	ms

Note: These parameters are periodically sampled but not 100% tested

* The standard mode means V_{CC}=2.2V to 5.5V

For relative timing, refer to timing diagrams

Functional Description

- Serial clock (SCL)

  The SCL input is used for positive edge clock data into each EEPROM device and negative edge clock data out of each device.

- Serial data (SDA)

  The SDA pin is bidirectional for serial data transfer. The pin is open-drain driven and may be wired-OR with any number of other open-drain or open collector devices.

Memory Organization

- HT2201, 1K-bit serial EEPROM

  Internally organized with 128×8-bit words, the HT2201 requires an 8-bit data word address for random word addressing.

Device Operations

- Clock and data transition

  Data transfer may be initiated only when the bus is not busy. During data transfer, the data line must remain stable whenever the clock line is high. Changes in data line while the clock line is high will be interpreted as a START or STOP condition.

- Start condition

  A high-to-low transition of SDA with SCL high is a start condition which must precede any other command (refer to Start and Stop Definition Timing diagram).

- Stop condition

  A low-to-high transition of SDA with SCL high is a stop condition. After a read sequence, the stop command will place the EEPROM in a standby power mode (refer to Start and Stop Definition Timing Diagram).

- Acknowledge

  All addresses and data words are serially transmitted to and from the EEPROM in 8-bit words. The EEPROM sends a zero to acknowledge that it has received each word. This happens during the ninth clock cycle.



Device Addressing

The HT2201 requires an 8-bit device address word following a start condition to enable the chip for a read or write operation. The device address word consist of a mandatory one, zero sequence for the first four most significant bits (refer to the diagram showing the Device Address). This is common to all the EEPROM device.

The next three bits are fixed to zeros.

The 8th bit of device address is the read/write operation select bit. A read operation is initiated if this bit is high and a write operation is initiated if this bit is low.



Write Operations

- Byte write

  A write operation requires an 8-bit data word address following the device address word and acknowledgment. Upon receipt of this address, the EEPROM will again respond with a zero and then clock in the first 8-bit data word. After receiving the 8-bit data word, the EEPROM will output a zero and the addressing device, such as a microcontroller, must terminate the write sequence with a stop condition. At this time the EEPROM enters an internally-timed write cycle to the non-volatile memory. All inputs are disabled during this write cycle and EEPROM will not respond until the write is completed (refer to Byte write timing).

- Acknowledge polling

  To maximise bus throughput, one technique is to allow the master to poll for an acknowledge signal after the start condition and the control byte for a write command have been sent. If the device is still busy implementing its write cycle, then no ACK will be returned. The master can send the next read/write command when the ACK signal has finally been received.

- Read operations

  The HT2201 supports three read operations, namely, current address read, random address read and sequential read. During read operation execution, the read/write select bit should be set to ″1″.



Acknowledge Polling Flow

- Current address read

  The internal data word address counter maintains the last address accessed during the last read or write operation, incremented by one. This address stays valid between operations as long as the chip power is maintained. The address roll over during read from the last byte of the last memory page to the first byte of the first page. The address roll over during write from the last byte of the current page to the first byte of the same page. Once the device address with the read/write select bit set to one is clocked in and acknowledged by the EEPROM, the current address data word is serially clocked out. The microcontroller should respond a No ACK (High) signal and following stop condition (refer to Current read timing).

- Random read

  A random read requires a dummy byte write sequence to load in the data word address which is then clocked in and acknowledged by the EEPROM. The microcontroller must then generate another start condition. The microcontroller now initiates a current address read by sending a device address with the read/write select bit high. The EEPROM acknowledges the device address and serially clocks out the data word. The microcontroller should respond with a ″no ACK″ signal (high) followed by a stop condition. (refer to Random read timing).

- Sequential read

  Sequential reads are initiated by either a current address read or a random address read. After the microcontroller receives a data word, it responds with an acknowledgment. As long as the EEPROM receives an acknowledgment, it will continue to increment the data word address and serially clock out sequential data words. When the memory address limit is reached, the data word address will roll over and the sequential read continues. The sequential read operation is terminated when the microcontroller responds with a ″no ACK″ signal (high) followed by a stop condition.



Byte Write Timing



Current Read Timing



Random Read Timing



Sequential Read Timing

Timing Diagrams



Note: The write cycle time t_{WR} is the time from a valid stop condition of a write sequence to the end of the valid start condition of sequential command.

Package Information

4-Pin SIP Outline Dimensions



Symbol	Dimensions in mil		
	Min.	Nom.	Max.
A	203	—	208
B	141	—	146
C	543	—	583
D	13	—	17
E	148	—	152
F	48	—	52
G	27	—	30
H	59	—	63

SOT-25 Outline Dimensions



Symbol	Dimensions in mm		
	Min.	Nom.	Max.
A	1	—	1.3
A1	—	—	0.1
A2	0.7	—	0.9
b	0.35	—	0.5
C	0.1	—	0.25
D	2.7	—	3.1
E	1.4	—	1.8
e	—	1.9	—
H	2.6	—	3
L	0.37	—	—
θ	1°	—	9°

Product Tape and Reel Specifications

Reel Dimensions



SOT-25

Symbol	Description	Dimensions in mm
A	Reel Outer Diameter	178±1
B	Reel Inner Diameter	62±1
C	Spindle Hole Diameter	13±0.2
D	Key Slit Width	2.5±0.25
T1	Space Between Flange	8.4+1.5
T2	Reel Thickness	11.4+1.5

Carrier Tape Dimensions



SOT-25

Symbol	Description	Dimensions in mm
W	Carrier Tape Width	8±0.3
P	Cavity Pitch	4
E	Perforation Position	1.75
F	Cavity to Perforation (Width Direction)	3.5±0.05
D	Perforation Diameter	1.5+0.1
D1	Cavity Hole Diameter	1.5+0.1
P0	Perforation Pitch	4
P1	Cavity to Perforation (Length Direction)	2
A0	Cavity Length	3.15
B0	Cavity Width	3.2
K0	Cavity Depth	1.4
t	Carrier Tape Thickness	0.2±0.03
C	Cover Tape Width	5.3

Holtek Semiconductor Inc. (Headquarters)
No.3, Creation Rd. II, Science Park, Hsinchu, Taiwan
Tel: 886-3-563-1999
Fax: 886-3-563-1189
http://www.holtek.com.tw

Holtek Semiconductor Inc. (Taipei Sales Office)
4F-2, No. 3-2, YuanQu St., Nankang Software Park, Taipei 115, Taiwan
Tel: 886-2-2655-7070
Fax: 886-2-2655-7373
Fax: 886-2-2655-7383 (International sales hotline)

Holtek Semiconductor Inc. (Shanghai Sales Office)
7th Floor, Building 2, No.889, Yi Shan Rd., Shanghai, China 200233
Tel: 021-6485-5560
Fax: 021-6485-0313
http://www.holtek.com.cn

Holtek Semiconductor Inc. (Shenzhen Sales Office)
43F, SEG Plaza, Shen Nan Zhong Road, Shenzhen, China 518031
Tel: 0755-8346-5589
Fax: 0755-8346-5590
ISDN: 0755-8346-5591

Holtek Semiconductor Inc. (Beijing Sales Office)
Suite 1721, Jinyu Tower, A129 West Xuan Wu Men Street, Xicheng District, Beijing, China 100031
Tel: 010-6641-0030, 6641-7751, 6641-7752
Fax: 010-6641-0125

Holmate Semiconductor, Inc. (North America Sales Office)
46712 Fremont Blvd., Fremont, CA 94538
Tel: 510-252-9880
Fax: 510-252-9885
http://www.holmate.com