

DESCRIPTION

The HY514460 is the new generation and fast dynamic RAM organized 262,144 x 16-bit configuration employing advanced submicron CMOS process technology and advanced circuit design technique to achieve fast access time. Independent read and write of upper and lower byte is controlled by 2 separate CAS inputs. It gives Write-Per-Bit function useful for graphics applications.

Refresh control is provided through RAS-only, CAS-before-RAS, hidden refresh and self refresh modes. The HY514460 conforms to JEDEC pinpoint standards and is available in industry standard 400mil 40pin SOJ and 40/44pin TSOP-II and reverse TSOP-II packages.

FEATURES

- Low power dissipation

Max. battery back-up 1.65mW (SL-part)

Max. CMOS standby 1.1mW (SL-part)
5.5mW

Max. TTL standby 11.0mW

Max. Self refresh 1.65mW (SL-part)

Max. operating

Speed	Power
60	825.0mW
70	770.0mW
80	660.0mW

- Single power supply of $5V \pm 10\%$

- TTL compatible inputs and outputs

- Fast access time

Speed	trAC	tCAC	tpC
60	60ns	20ns	40ns
70	70ns	20ns	45ns
80	80ns	20ns	50ns

- Fast page mode operation

- 2 CAS inputs for upper and lower byte control

- Write-Per-Bit function

- Read-Modify-Write capability

- CAS-before-RAS, RAS-only, Hidden refresh and Self refresh


- 512 refresh cycles / 128ms (SL-part)

512 refresh cycles / 8ms


PIN DESCRIPTION

RAS	Row Address Strobe
LCAS, UCAS	Column Address Strobe
WB/WE	Write-Per-Bit/Write Enable
OE	Output Enable
A0-A8	Address Input
W/DQ0-15	Write Mask/Data IO
VCC	Power (+5V)
VSS	Ground

PIN CONNECTION



BLOCK DIAGRAM



This document is a general product description and is subject to change without notice. Hyundai electronics does not assume any responsibility for use of circuits described. No patent licences are implied.
1AC12-00-APR93

ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	RATING	UNIT
T _A	Ambient Temperature	0 to 70	°C
T _{STG}	Storage Temperature	-55 to 150	°C
V _{IN} , V _{OUT}	Voltage on Any Pin Relative to V _{SS}	-1.0 to 7.0	V
V _{CC}	Voltage on V _{CC} Relative to V _{SS}	-1.0 to 7.0	V
I _{OS}	Short Circuit Output Current	50	mA
P _D	Power Dissipation	1.0	W
T _{SOLDER}	Soldering Temperature•Time	260•10	°C•sec

NOTE : Operation at or above Absolute Maximum Ratings can adversely affect device reliability.

RECOMMENDED DC OPERATING CONDITIONS

(T_A = 0°C to 70°C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{CC}	Supply Voltage	4.5	5.0	5.5	V
V _{IH}	Input High Voltage	2.4	-	V _{CC} + 1.0	V
V _{IL}	Input Low Voltage	-1.0	-	0.8	V

NOTE : All voltages are referenced to V_{SS}.

DC CHARACTERISTICS

(TA = 0°C to 70°C, VCC = 5V ± 10%, VSS = 0V, unless otherwise noted.)

SYMBOL	PARAMETER	TEST CONDITIONS	SPEED/ POWER	MIN.	MAX.	UNIT	NOTE
ILI	Input Leakage Current (Any Input Pins)	VSS ≤ VIN ≤ 6.5V, All other pins not under test = VSS		-10	10	μA	
ILO	Output Leakage Current (High Impedance State)	VSS ≤ VOUT ≤ 5.5V, RAS & CAS at VIH		-10	10	μA	
ICC1	VCC Supply Current, Operating	trC = trC (min.)	60 70 80	- - -	150 140 120	mA	1,2,3
ICC2	VCC Supply Current, TTL Standby	RAS & CAS at VIH, other inputs ≥ VSS		-	2	mA	
ICC3	VCC Supply Current, RAS-only refresh	trC = trC (min.)	60 70 80	- - -	150 140 120	mA	1,3
ICC4	VCC Supply Current, Fast Page mode	tpC = tpC (min.)	60 70 80	- - -	120 110 90	mA	1,2,3
ICC5	VCC Supply Current, CMOS Standby	RAS & CAS ≥ VCC - 0.2V	SL-part	-	1 0.2	mA	5
ICC6	VCC Supply Current, CAS-before-RAS refresh	trC = trC (min.)	60 70 80	- - -	150 140 120	mA	1,3
ICC7	VCC Supply Current, Battery Back Up (SL-part only)	trC = 250μs, trAS ≤ 1μs CAS = CBR cycling or 0.2V OE & WB/WE = VCC - 0.2V, A0-A8 = VCC - 0.2V or 0.2V W/DQ0-15 = 0.2V, VCC - 0.2V or open		-	300	μA	1,4,5
ICC8	VCC Supply Current, Self refresh (SL-part only)	RAS & CAS ≤ 0.2V other pins same as ICC7		-	300	μA	5
VOL	Output Low Voltage	IOL = 4.2mA		-	0.4	V	
VOH	Output High Voltage	IOH = -5mA		2.4	-	V	

NOTE :

1. ICC1, ICC3, ICC4, ICC5 and ICC7 depend on cycle rate.
2. ICC1 and ICC4 depend on output loading. Specified values are obtained with the output open.
3. It depends on user whether column address is changed or not at least once while RAS = VIL and CAS = VIH.
4. Only trAS(max.) = 1μs is applied to refresh of battery backup but trAS(max.) = 10μs is applied to normal functional operation.
5. ICC5(max.) = 0.2mA, ICC7 and ICC8 are applied to SL-parts only (HY514460SLJC, HY514460SLTC and HY514460SLRC).

AC CHARACTERISTICS

(TA = 0°C to 70°C, VCC = 5V ± 10%, VSS = 0V, unless otherwise noted.) NOTE : 1, 2, 3, 13

			HY514460JC/TC/RC/SLJC/SLTC/SLRC						UNIT	NOTE
#	SYMBOL	PARAMETER	-60		-70		-80			
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
1	tRC	Random Read or Write Cycle Time	120	-	130	-	150	-	ns	
2	tRWC	Read-Modify-Write Cycle Time	175	-	180	-	200	-	ns	
3	tPC	Fast Page Mode Cycle Time	45	-	45	-	50	-	ns	
4	tPRWC	Fast Page Mode Read-Modify-Write Cycle Time	95	-	95	-	100	-	ns	
5	tRAC	Access Time from RAS	-	60	-	70	-	80	ns	4,9,10
6	tCAC	Access Time from CAS	-	20	-	20	-	20	ns	4,9
7	tAA	Access Time from Column Address	-	30	-	35	-	40	ns	4,10
8	tCPA	Access Time from Column Precharge	-	40	-	40	-	45	ns	4,15
9	tCLZ	CAS to Output Low Impedance	0	-	0	-	0	-	ns	4
10	tOFF	Output Buffer Turn-off Delay	0	15	0	15	0	15	ns	5
11	tT	Transition Time (Rise and Fall)	3	50	3	50	3	50	ns	3
12	tRP	RAS Precharge Time	50	-	50	-	60	-	ns	
13	tRAS	RAS Pulse Width	60	10K	70	10K	80	10K	ns	
14	tRASP	RAS Pulse Width (Fast Page Mode)	60	100K	70	100K	80	100K	ns	
15	tRSH	RAS Hold Time	20	-	20	-	20	-	ns	
16	tCSH	CAS Hold Time	60	-	70	-	80	-	ns	
17	tCAS	CAS Pulse Width	20	10K	20	10K	20	10K	ns	
18	tRCD	RAS to CAS Delay	20	40	20	50	20	55	ns	9
19	tRAD	RAS to Column Address Delay Time	15	30	15	35	15	40	ns	10
20	tCRP	CAS to RAS Precharge Time	5	-	5	-	5	-	ns	15
21	tCP	CAS Precharge Time	10	-	10	-	10	-	ns	17
22	tASR	Row Address Set-up Time	0	-	0	-	0	-	ns	
23	tRAH	Row Address Hold Time	10	-	10	-	10	-	ns	
24	tASC	Column Address Set-up Time	0	-	0	-	0	-	ns	14
25	tCAH	Column Address Hold Time	15	-	15	-	15	-	ns	14
26	tAR	Column Address Hold Time from RAS	50	-	55	-	60	-	ns	
27	tRAL	Column Address to RAS Lead Time	30	-	35	-	40	-	ns	
28	tRCS	Read Command Set-up Time	0	-	0	-	0	-	ns	14
29	tRCH	Read Command Hold Time Referenced to CAS	0	-	0	-	0	-	ns	6,14
30	tRRH	Read Command Hold Time Referenced to RAS	0	-	0	-	0	-	ns	6
31	tWCH	Write Command Hold Time	15	-	15	-	15	-	ns	14
32	tWCR	Write Command Hold Time from RAS	50	-	55	-	60	-	ns	
33	tWP	Write Command Pulse Width	10	-	10	-	10	-	ns	
34	tRWL	Write Command to RAS Lead Time	20	-	20	-	20	-	ns	
35	tCWL	Write Command to CAS Lead Time	20	-	20	-	20	-	ns	16
36	tDS	Data-In Set-up Time	0	-	0	-	0	-	ns	7
37	tDH	Data-In Hold Time	15	-	15	-	15	-	ns	7
38	tDHR	Data-In Hold Time Referenced to RAS	50	-	55	-	60	-	ns	
39	tREF	Refresh Period (512 cycles)	-	8	-	8	-	8	ms	
		SL-part	-	128	-	128	-	128		11
40	tWCS	Write Command Set-up Time	0	-	0	-	0	-	ns	8,14

AC CHARACTERISTICS

(continued)

#	SYMBOL	PARAMETER	HY514460JC/TC/RC/SLJC/SLTC/SLRC						UNIT	NOTE
			-60		-70		-80			
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
41	tCWD	CAS to WE Delay Time	45	-	45	-	45	-	ns	8
42	tRWD	RAS to WE Delay Time	85	-	95	-	105	-	ns	8
43	tAWD	Column Address to WE Delay Time	55	-	60	-	65	-	ns	8
44	tCSR	CAS Set-up Time (CBR Cycle)	10	-	10	-	10	-	ns	14
45	tCHR	CAS Hold Time (CBR Cycle)	15	-	15	-	15	-	ns	15
46	tRPC	RAS to CAS Precharge Time	10	-	10	-	10	-	ns	14
47	tCPT	CAS Precharge Time (CBR Counter Test)	20	-	20	-	20	-	ns	17
48	tROH	RAS Hold Time Reference to OE	10	-	10	-	10	-	ns	
49	tOEA	OE Access Time	0	20	0	20	0	20	ns	
50	tOED	OE to Data Delay	20	-	20	-	20	-	ns	
51	tOEZ	Output Buffer Turn Off Delay Time from OE	0	15	0	15	0	15	ns	5
52	tOEH	OE Command Hold Time	20	-	20	-	20	-	ns	
53	tCPWD	WE Delay Time from CAS Precharge	60	-	65	-	70	-	ns	8
54	tRHCP	RAS Hold Time from CAS Precharge	30	-	35	-	35	-	ns	
55	tRASS	RAS Pulse Width (Self Refresh)	100	-	100	-	100	-	μs	
56	tRPS	RAS Precharge Time (Self Refresh)	120	-	130	-	150	-	ns	
57	tCHS	CAS Hold Time from RAS (Self Refresh)	-50	-	-50	-	-50	-	ns	
58	tWBS	Write-Per-Bit Set-Up Time	0	-	0	-	0	-	ns	
59	tWBH	Write-Per-Bit Hold Time	10	-	10	-	10	-	ns	
60	tWDS	Write-Per-Bit Selection Set-Up Time	0	-	0	-	0	-	ns	
61	tWDH	Write-Per-Bit Selection Hold Time	10	-	10	-	10	-	ns	

NOTE :


1. An initial pause of 200 μ s is required after power-up followed by 8 RAS cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 CAS-before-RAS initialization cycles instead of 8 RAS-only refresh cycles are required. The device should be carefully initialized to be prevented from being entered into multi bit test mode during initialization.
2. AC measurements assume $t_T = 5$ ns.
3. $V_{IH}(\text{min.})$ and $V_{IL}(\text{max.})$ are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
4. Measured at $V_{OH} = 2.4$ V and $V_{OL} = 0.4$ V with a load equivalent to 2 TTL loads and 100pF.
5. $t_{OFF}(\text{max.})$ and t_{OEZ} define the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
6. Either t_{RCH} or t_{RAH} must be satisfied for a read cycle.
7. These parameters are referenced to LCAS or UCAS leading edge in early write cycles and to WE leading edge in Read-Modify-Write cycles.
8. twCS, trWD, tcWD, tAWD and tCPWD are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $twCS \geq twCS(\text{min.})$, the cycle is an early write cycle and data out pin will remain open circuit (high impedance) through the entire cycle. If $trWD \geq trWD(\text{min.})$, $tcWD \geq tcWD(\text{min.})$, $tAWD \geq tAWD(\text{min.})$, and $tCPWD \geq tCPWD(\text{min.})$, the cycle is a Read-Modify-Write cycle and data out will contain data read from the selected cell. If neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminated.
9. Operation within the $t_{RCD}(\text{max.})$ limit insures that $t_{RAC}(\text{max.})$ can be met. $t_{RCD}(\text{max.})$ is specified as a reference point only. If t_{RCD} is greater than the specified $t_{RCD}(\text{max.})$ limit, then access time is controlled by t_{CAC} .
10. Operation within the $t_{RAD}(\text{max.})$ limit insures that $t_{RAC}(\text{max.})$ can be met. $t_{RAD}(\text{max.})$ is specified as a reference point only. If t_{RAD} is greater than the specified $t_{RAD}(\text{max.})$ limit, then access time is controlled by t_{AA} .
11. $t_{REF}(\text{max.}) = 128$ ms is applied to SL-parts only (HY514260SLJC, HY514260SLTC and HY514260SLRC).
12. A burst of 512 CAS-before-RAS refresh cycles must be executed within 8ms (128ms for SL-part) after exiting Self refresh.
13. When both LCAS and UCAS go low at the same time, all 16-bits data are written into the device. LCAS and UCAS must be transitioned simultaneously within a same read or write cycle.
14. These parameters are determined by the earlier falling edge of LCAS or UCAS.
15. These parameters are determined by the later rising edge of LCAS or UCAS.
16. t_{CWL} must be satisfied by both LCAS and UCAS for 16-bits access cycles.
17. t_{CP} and t_{CPT} are measured when both LCAS and UCAS are high state.

CAPACITANCE

($T_A = 25^\circ\text{C}$, $V_{CC} = 5\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$, $f = 1\text{MHz}$, unless otherwise noted.)

SYMBOL	PARAMETER	TYP.	MAX.	UNIT
CIN1	Input Capacitance (A0-A8)	-	5	pF
CIN2	Input Capacitance (RAS, CAS, WE, OE)	-	7	pF
CDQ	Data Input/Output Capacitance (DQ0-DQ15)	-	7	pF


READ CYCLE




The timing diagram illustrates the relationship between several signals and their timing parameters:

- Inputs:**
 - RAS:** Row Address Strobe. Timing parameters include $t_{RC}(1)$, $t_{RAS}(13)$, and $t_{RP}(12)$.
 - UCAS/LCAS:** User/Control Address Strobe/Latch Enable. Timing parameters include $t_{CRP}(20)$, $t_{RCD}(18)$, $t_{CSH}(16)$, $t_{CAS}(17)$, and $t_{RSH}(15)$.
 - AO-8:** Address Output. Timing parameters include $t_{ASR}(22)$, $t_{RAD}(19)$, $t_{RAH}(23)$, $t_{ASC}(24)$, $t_{CAH}(25)$, $t_{RAL}(27)$, $t_{WCR}(32)$, $t_{CWL}(35)$, and $t_{RWL}(34)$.
 - WB/WE:** Write/Enable. Timing parameters include $t_{WBS}(58)$, $t_{WSH}(59)$, $t_{WCS}(40)$, $t_{WCH}(31)$, and $t_{WPF}(33)$.
 - OE:** Output Enable. Timing parameters include $t_{WDS}(60)$, $t_{WDH}(61)$, $t_{IDS}(36)$, and $t_{DH}(37)$.
- Outputs:**
 - DQ8-15 / DQ0-7:** Data Bus. The diagram shows **MASK DATA IN** and **VALID DATA IN** periods.

WRITE CYCLE ($\overline{OE}$ CONTROLLED WRITE)



READ-MODIFY-WRITE CYCLE



The timing diagram illustrates the relationship between several signals and their timing parameters. The signals shown are:

- RAS:** High-level input signal with timing parameters $t_{RASP}(14)$ and $t_{RP}(12)$.
- UCAS/LCAS:** High-level input signal with timing parameters $t_{ICRP}(20)$, $t_{ICSH}(16)$, $t_{ICAS}(17)$, $t_{ICP}(21)$, $t_{IPC}(3)$, $t_{IRHCP}(54)$, $t_{IRSH}(15)$, $t_{ICAS}(17)$, and $t_{ICRP}(20)$.
- AO-8:** Address bus signals (VIH, VIL) with timing parameters $t_{ASR}(22)$, $t_{RAD}(19)$, $t_{IAH}(23)$, $t_{ASC}(24)$, $t_{ICAH}(25)$, $t_{ASC}(24)$, $t_{ICAH}(25)$, $t_{ASC}(24)$, $t_{ICAH}(25)$, and $t_{RAL}(27)$.
- WB/WE:** Write/Enable signal with timing parameters $t_{WBS}(58)$, $t_{WBH}(59)$, $t_{WCS}(40)$, $t_{WCH}(31)$, $t_{WIP}(33)$, $t_{WCR}(32)$, $t_{IOEH}(52)$, $t_{WCS}(40)$, $t_{WCH}(31)$, $t_{WIP}(33)$, and $t_{IOEH}(52)$.
- OE:** Output Enable signal with timing parameters $t_{WDS}(60)$, $t_{WDH}(61)$, $t_{DS}(36)$, $t_{IDH}(37)$, $t_{OED}(50)$, $t_{DS}(36)$, $t_{IDH}(37)$, $t_{OED}(50)$, $t_{DS}(36)$, and $t_{IDH}(37)$.
- DQ8-15/DQ0-7:** Data bus signals (VIH, VIL) with timing parameters $t_{WDS}(60)$, $t_{WDH}(61)$, $t_{DS}(36)$, $t_{IDH}(37)$, $t_{OED}(50)$, $t_{DS}(36)$, $t_{IDH}(37)$, $t_{OED}(50)$, $t_{DS}(36)$, and $t_{IDH}(37)$.

The diagram shows the sequence of events for a memory access, including the setup and hold times for the address, data, and control signals.


The diagram illustrates the timing relationships for the RAS, UCAS, LCAS, and A0-B signals. The RAS signal is shown with its high and low levels, and the UCAS and LCAS signals are shown with their high and low levels. The A0-B signals are shown as a bus. The timing parameters are defined as follows:

- $t_{RC}(1)$: RAS to CAS delay
- $t_{RAS}(13)$: RAS pulse width
- $t_{RP}(12)$: RAS to CAS delay
- $t_{CRP}(20)$: RAS to CAS delay
- $t_{RPC}(48)$: RAS to CAS delay
- $t_{ASR}(22)$: RAS to CAS delay
- $t_{RAH}(23)$: RAS to CAS delay

264


1AC12-00-APR93

CAS-BEFORE-RAS REFRESH CYCLE




NOTE : A0-8 and OE = "H" or "L"


HIDDEN REFRESH CYCLE (READ)



HIDDEN REFRESH CYCLE (WRITE)




CAS-BEFORE-RAS SELF REFRESH CYCLE



NOTE : A0-8, WB/WE and OE = "H" or "L"

CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE




WRITE-PER-BIT FUNCTION

The Write-Per-Bit function selectively controls the internal write enable circuit of the HY514460. When WB/WE is held "Low" at the falling edge of RAS during a random access operation, the write mask is enabled. At the same time, the mask data on the W/DQ pins is located onto the write mask register (WMR). When a "0" is sensed on any of the W/DQ pins, their corresponding write circuits are disabled and new data will not be written. When "1" is sensed on any of the W/DQ pins, their corresponding write circuit will remain enabled so that new data is written. The truth table of the Write-Per-Bit function and an example of the Write-Per-Bit function illustrating its application to displays are shown below.


TRUTH TABLE FOR WRITE-PER-BIT FUNCTION

at the falling edge of RAS			Function
CAS	WB/WE	W/DQ0-15	
H	H	Don't Care	Write Enable
H	L	1	Write Enable
		0	Write Mask

WRITE-PER-BIT TIMING DIAGRAM




CORRESPONDING BIT MAP




PACKAGE INFORMATION

400 mil 40 pin Small Outline J-form Package (JC)



400 mil 40/44 pin Thin Small Outline Package (TC) (RC)



ORDERING INFORMATION

PART NUMBER	SPEED	POWER	PACKAGE
HY514460JC	60/70/80		SOJ
HY514460SLJC	60/70/80	SL-part	SOJ
HY514460TC	60/70/80		TSOP-II
HY514460SLTC	60/70/80	SL-part	TSOP-II
HY514460RC	60/70/80		TSOP-II(R)
HY514460SLRC	60/70/80	SL-part	TSOP-II(R)