

P54/74FCT3651C/D—P54/74FCT3652C/D

3.3 VOLT OCTAL TRANSCEIVER/REGISTER

★ FEATURES


- Function and Drive Compatible with the Fastest TTL Logic
- Inputs and Outputs Interface with TTL Logic Levels
- $3.3V \pm 0.2V$ Power Supply and CMOS for Lowest Power Dissipation
- FCT3-D speed at 4.0ns max. (Com'I)
FCT3-C speed at 5.4ns max. (Com'I)
- Edge-rate Control Circuitry for Significantly Improved Switching Characteristics
- ESD protection exceeds 2000V
- 64 mA Sink Current (Com'I), 48 mA (MII)
15mA Source Current (Com'I), 12 mA (MII)
- Multiple Center Power and Ground Pins
- Input Clamp Diodes to Limit Bus Reflections
- Independent Register for A and B Buses
- Multiplexed Real-Time and Stored Data Transfer
- 3-State Outputs
- Manufactured in 0.4 micron PACE Technology™

★ DESCRIPTION

The 'FCT3651 and 'FCT3652 consist of bus transceiver circuits, D-type flip-flops and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal storage registers. $\overline{GAB}$ and $\overline{GBA}$ control pins are provided to control the transceiver functions. $\overline{SAB}$ and $\overline{SBA}$ control pins are provided to select either real-time or stored data transfer. The circuitry used for select control will eliminate the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. A low input level selects real-time data and a high selects stored data.

Data on the A or B data bus, or both, can be stored in the internal D flip-flops by low-to-high transitions at the appropriate clock pins (CPAB or CPBA), regardless of the select or enable control pins. When $\overline{SAB}$ and $\overline{SBA}$ are in the real-time transfer mode, it is also possible to store data without using the internal D-type flip-flops by simultaneously enabling $\overline{GAB}$ and $\overline{GBA}$. In this configuration, each output reinforces its input. Thus, when all other data sources to the two sets of bus lines are at high impedance, each set of bus lines will remain at its last state.

★ FUNCTIONAL BLOCK DIAGRAM




PERFORMANCE
SEMICONDUCTOR CORPORATION

Means Quality, Service and Speed

©1992 Performance Semiconductor Corporation
2/28/92 - 4

LOGIC SYMBOL




PIN DESCRIPTION

Pin Names	Description
A ₁ –A ₈	Data Register A Inputs Data Register B Outputs
B ₁ –B ₈	Data Register B Inputs Data Register A Outputs
CPAB, CPBA	Clock Pulse Inputs
SAB, SBA	Transmit/Receive Inputs
GAB, $\overline{\text{GBA}}$	Output Enable Inputs


1560 Tbl 01

LOGIC SYMBOL




DIP (D4, P4), SOIC (S4)

1560 03




GAB $\overline{\text{GBA}}$ CPAB CPBA SAB SBA
L L X X X L

REAL-TIME
TRANSFER
BUS B TO BUS A




GAB $\overline{\text{GBA}}$ CPAB CPBA SAB SBA
H H X X L X

REAL-TIME
TRANSFER
BUS A TO BUS B



GAB $\overline{\text{GBA}}$ CPAB CPBA SAB SBA
X H $\downarrow$ X X X
L X X $\downarrow$ X X
L H $\downarrow$ $\downarrow$ X X

STORAGE FROM
A AND/OR B



GAB $\overline{\text{GBA}}$ CPAB CPBA SAB SBA
H L H or L H or L H H

TRANSFER
STORED DATA
TO A AND/OR B

1560 04

FUNCTION TABLES

Inputs						Data I/O		Operation or Function	
GAB	$\overline{\text{GBA}}$	CPAB	CPBA	SAB	SBA	A ₁ thru A ₈	B ₁ thru B ₈	'FCT651T	'FCT652T
L L	H H	H or L 	H or L 	X X	X X	Input	Input	Isolation Store A and B Data	Isolation Store A and B Data
X H	H H	 	H or L 	X X ²	X X	Input Input	Unspecified ¹ Output	Store A, Hold B Store A in both registers	Store A, Hold B Store A in both registers
L L	X L	H or L 	 	X X	X X ²	Unspecified ¹ Output	Input Input	Hold A, Store B Store B in both registers	Hold A, Store B Store B in both registers
L L	L L	X X	X H or L	X X	L H	Output	Input	Real-Time $\overline{\text{B}}$ Data to A Bus Stored B Data to A Bus	Real-Time B Data to A Bus Stored B Data to A Bus
H H	H H	X H or L	X X	L H	X X	Input	Output	Real-Time $\overline{\text{A}}$ Data to B Bus Stored A Data to B Bus	Real-Time A Data to B Bus Stored A Data to B Bus
H	L	H or L	H or L	H	H	Output	Output	Stored $\overline{\text{A}}$ Data to B Bus and Stored B Data to A Bus	Stored A Data to B Bus and Stored B Data to A Bus

1560 Tbl 02

Notes:

- The data output functions may be enabled or disabled by various signals at the GAB or $\overline{\text{GBA}}$ inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every low-to-high transition on the clock inputs.
- Select control = L: clocks can occur simultaneously.
Select control = H: clocks must be staggered in order to load both registers.
H = HIGH, L = LOW, X = Don't Care, = LOW-to-HIGH Transition



ABSOLUTE MAXIMUM RATINGS^{1,2}

Symbol	Parameter	Value	Unit
T_{STG}	Storage Temperature	-65 to +150	°C
T_A	Ambient Temperature Under Bias	-65 to +135	°C
V_{CC}	V_{CC} Potential to Ground	-0.5 to +5.0	V
I_{IN}	Input Current	-30 to +5.0	mA

1560 Tbl 03

Notes:

- Operation beyond the limits set forth in the above table may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free-air temperature range.

Symbol	Parameter	Value	Unit
I_{OUTPUT}	Current Applied to Output	120	mA
V_{IN}	Input Voltage	-0.5 to $V_{CC} + 0.5$	V
V_{OUT}	Voltage Applied to Output	-0.5 to $V_{CC} + 0.5$	V

1560 Tbl 04

- Unused inputs must always be connected to an appropriate logic voltage level, preferably either V_{CC} or ground.

RECOMMENDED OPERATING CONDITIONS

Free Air Ambient Temperature	Min	Max
Military	-55°C	+125°C
Commercial	0°C	+70°C

1560 Tbl 05

Supply Voltage (V_{CC})	Min	Max
Military	+3.1V	+3.5V
Commercial		

1560 Tbl 06

DC ELECTRICAL CHARACTERISTICS (Over recommended operating conditions)

Symbol	Parameter		Min	Typ ¹	Max	Units	V_{CC}	Conditions
V_{IH}	Input HIGH Voltage		2.0		$V_{CC} + 0.5$	V		
V_{IL}	Input LOW Voltage		-0.5		0.8	V		
V_H	Hysteresis			0.35		V		All inputs
V_{IK}	Input Clamp Diode Voltage			-0.7	-1.2	V	MIN	$I_{IN} = -18\text{mA}$
V_{OH}	Output HIGH Voltage	Military/Commercial (CMOS)	$V_{CC} - 0.2$	V_{CC}		V	MIN	$I_{OH} = -300\mu\text{A}$
		Military (TTL)	2.4			V	MIN	$I_{OH} = -12\text{mA}$
		Commercial (TTL)	2.4			V	MIN	$I_{OH} = -15\text{mA}$
V_{OL}	Output LOW Voltage	Military/Commercial (CMOS)		GND	0.2	V	MIN	$I_{OL} = 300\mu\text{A}$
		Military (TTL)		0.3	0.55	V	MIN	$I_{OL} = 48\text{mA}$
		Commercial (TTL)		0.3	0.55	V	MIN	$I_{OL} = 64\text{mA}$
I_{IH}	Input HIGH Current (Except I/O Pins)				5	μA	MAX	$V_{IN} = V_{CC}$
I_{IL}	Input LOW Current (Except I/O Pins)				-5	μA	MAX	$V_{IN} = \text{GND}$
I_{IH}	Input HIGH Current (Except I/O Pins)				5	μA	MAX	$V_{IN} = 2.7\text{V}$
I_{IL}	Input LOW Current (Except I/O Pins)				-5	μA	MAX	$V_{IN} = 0.5\text{V}$
I_{IH}	Input HIGH Current (I/O Pins only)				15	μA	MAX	$V_{IN} = V_{CC}$
I_{IL}	Input LOW Current (I/O Pins only)				-15	μA	MAX	$V_{IN} = \text{GND}$
I_{IH}	Input HIGH Current (I/O Pins only)				15	μA	MAX	$V_{IN} = 2.7\text{V}$
I_{IL}	Input LOW Current (I/O Pins only)				-15	μA	MAX	$V_{IN} = 0.5\text{V}$
I_{OS}	Output Short Circuit Current ²		-60	-120	-225	mA	MAX	$V_{OUT} = 0.0\text{V}$
C_{IN}	Input Capacitance ³			5	10	pF		All inputs
C_{IO}	I/O Capacitance ³			9	12	pF		All I/Os

1560 Tbl 07

Notes:

- Typical limits are at $V_{CC} = 3.3\text{V}$, $T_A = +25^\circ\text{C}$ ambient.
- Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high speed test apparatus and/or sample and hold techniques are preferable in order to minimize internal chip heating and more accurately reflect

operational values. Otherwise prolonged shorting of a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I_{OS} tests should be performed last.

- This parameter is guaranteed but not tested.

DC CHARACTERISTICS (Over recommended operating conditions unless otherwise specified.)

Symbol	Parameter	Typ ¹	Max	Units	Conditions
I_{CC}	Quiescent Power Supply Current (CMOS inputs)	0.003	0.5	mA	$V_{CC} = \text{MAX}$, $f_1 = 0$, Outputs Open, $V_{IN} \leq 0.2V$ or $V_{IN} \geq V_{CC} - 0.2V$
ΔI_{CC}	Quiescent Power Supply Current (TTL inputs)	0.5	2.0	mA	$V_{CC} = \text{MAX}$, $V_{IN} = V_{CC} - 0.6V^2$, $f_1 = 0$, Outputs Open
I_{CCD}	Dynamic Power Supply Current ³	0.15	0.25	mA/ MHz	$V_{CC} = \text{MAX}$, One Input Toggling, 50% Duty Cycle, Outputs Open $GAB = GND$, $\overline{GBA} = GND$, $SAB = CPAB = GND$, $SBA = V_{CC}$, $V_{IN} \leq 0.2V$ or $V_{IN} \geq V_{CC} - 0.2V$
I_C	Total Power Supply Current ⁵	1.7	4.0	mA	$V_{CC} = \text{MAX}$, $f_0 = 10\text{MHz}$, 50% Duty Cycle, Outputs Open, One Bit Toggling at $f_1 = 5\text{MHz}$, $GAB = GND$, $\overline{GBA} = GND$, $SAB = CPAB = GND$, $SBA = V_{CC}$, $V_{IN} \leq 0.2V$ or $V_{IN} \geq V_{CC} - 0.2V$
		2.2	6.0	mA	$V_{CC} = \text{MAX}$, $f_0 = 10\text{MHz}$, 50% Duty Cycle, Outputs Open, One Bit Toggling at $f_1 = 5\text{MHz}$, $GAB = GND$, $\overline{GBA} = GND$, $SAB = CPAB = GND$, $SBA = V_{CC}$, $V_{IN} = V_{CC} - 0.6V$ or $V_{IN} = GND$
		7.0	12.8 ⁴	mA	$V_{CC} = \text{MAX}$, $f_0 = 10\text{MHz}$, 50% Duty Cycle, Outputs Open, Eight Bits Toggling at $f_1 = 2.5\text{MHz}$, $GAB = GND$, $\overline{GBA} = GND$, $SAB = CPAB = GND$, $SBA = V_{CC}$, $V_{IN} \leq 0.2V$ or $V_{IN} \geq V_{CC} - 0.2V$
		9.2	21.8 ⁴	mA	$V_{CC} = \text{MAX}$, $f_0 = 10\text{MHz}$, 50% Duty Cycle, Outputs Open, Eight Bits Toggling at $f_1 = 2.5\text{MHz}$, $GAB = GND$, $\overline{GBA} = GND$, $SAB = CPAB = GND$, $SBA = V_{CC}$, $V_{IN} = V_{CC} - 0.6V$ or $V_{IN} = GND$

1560 Tbl 08

Notes:

- Typical values are at $V_{CC} = 3.3V$, $+25^\circ\text{C}$ ambient and maximum loading.
- Per TTL driven input ($V_{IN} = V_{CC} - 0.6V$); all other inputs at V_{CC} or GND.
- This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
- Values for these conditions are examples of the I_{CC} formula. These limits are guaranteed but not tested.
- $I_C = I_{\text{QUIESCENT}} + I_{\text{INPUTS}} + I_{\text{DYNAMIC}}$
 $I_C = I_{CC} + \Delta I_{CC} \cdot D_H \cdot N_T + I_{CCD} (f_0/2 + f_1 N_1)$
 I_C = Quiescent Current with CMOS input levels

ΔI_{CC} = Power Supply Current for a TTL High Input ($V_{IN} = V_{CC} - 0.6V$)
 D_H = Duty Cycle for TTL Inputs High
 N_T = Number of TTL Inputs at D_H
 I_{CCD} = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
 f_0 = Clock Frequency for Register Devices (Zero for Non-Register Devices)
 f_1 = Input Frequency
 N_1 = Number of Inputs at f_1
 All currents are in milliamps and all frequencies are in megahertz.

AC CHARACTERISTICS

Symbol	Parameter	'FCT3651C/3652C				'FCT3651D/3652D				Units	Fig. No.
		MIL		COM'L		MIL		COM'L			
		Min. ¹	Max.	Min. ¹	Max.	Min. ¹	Max.	Min. ¹	Max.		
t_{PLH} t_{PHL}	Propagation Delay Bus to Bus	1.5	6.0	1.5	5.4	1.5	5.4	1.5	4.6	ns	1, 3
t_{PZH} t_{PZL}	Output Enable Time Enable to Bus and DIR to A or B	1.5	6.3	1.5	5.7	1.5	5.7	1.5	4.8	ns	1, 7, 8
t_{PHZ} t_{PLZ}	Output Disable Time $\overline{G}$ to Bus and DIR to Bus	1.5	7.0	1.5	6.2	1.5	6.2	1.5	5.3	ns	1, 7, 8
t_{PLH} t_{PHL}	Propagation Delay Clock to Bus	1.5	8.9	1.5	7.8	1.5	7.8	1.5	6.6	ns	1, 5
t_{PLH} t_{PHL}	Propagation Delay SBA or SAB to A or B	1.5	7.7	1.5	6.3	1.5	6.3	1.5	5.4	ns	1, 5

1560 Tbl 09

Note:

1. AC Characteristics guaranteed with $C_L = 50\text{pF}$ as shown in Figure 1.

AC OPERATING REQUIREMENTS

Symbol	Parameter	'FCT3651C/3652C				'FCT3651D/3652D				Units	Fig. No.
		MIL		COM'L		MIL		COM'L			
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
$t_s(H)$ $t_s(L)$	Setup Time HIGH or LOW Bus to Clock	2.0	—	2.0	—	2.0	—	1.7	—	ns	4
$t_h(H)$ $t_h(L)$	Hold Time HIGH or LOW Bus to Clock	1.5	—	1.5	—	1.5	—	1.3	—	ns	4
$t_w(H)$ $t_w(L)$	Pulse Width, HIGH or LOW	5.0	—	5.0	—	5.0	—	3.4	—	ns	5

1560 Tbl 10

Notes:

1. Minimum limits are guaranteed but not tested on Propagation Delays.
2. With one data channel toggling, $t_u(L) = t_u(H) = 2.0\text{ns}$ and $t_r = t_f = 1.0\text{ns}$.

ORDERING INFORMATION

PxxFCT3 xxxx xx x
Temp. Class Device type Package Processing

Blank Commercial
M Military
MB MIL-STD-883, Class B

P Plastic DIP
D CERDIP
SO Small Outline IC

651C Inverting Octal Transceiver/Register
652C Non-inverting Octal Transceiver/Register
651D Fast Inverting Octal Transceiver/Register
652D Fast Non-inverting Octal Transceiver/Register

74 Commercial
54 Military

1560 05