

### 312-OUTPUT TFT-LCD FULL COLOR DRIVER

The  $\mu$ PD16602 is a TFT-LCD source driver with full color display capability. It is ideal for  $1024 \times 768$  pixel (XGA) class high definition displays. The internal circuit consists of 12 channels ( $4 \times 3$ ) of analog input pins, 12 channels of 16-bit shift registers and 312 channels of sample & hold circuits (2 latch type).

Analog display signals are sampled in 12 channels simultaneously by the sample & hold circuits and they are output in the next line. The output voltage of the sample & hold circuits is as great as  $10.5 V_{P-P}$  and maintains high accuracy with an output deviation of  $\pm 20 mV_{MAX}$ . Inputting analog display signals that been  $\gamma$ -processed in the previous stage signal processing circuit allows realization of a high definition 256-gray-scale-equivalent full color display without requiring line inversion.


#### FEATURES

- $4 \times 3$  (RGB)-channel analog input allows display signal input wiring to be reduced.
- High dynamic range ( $10.0 V_{P-P MIN.}$ ,  $V_{DD2} = 11.0 V$ )
- High accuracy sample & hold circuits (output deviation;  $\pm 20 mV_{MAX.}$ ,  $\pm 5.0 mV_{TYP.}$ )
- High-speed sampling frequency (for both analog and digital;  $f_{max.} = 20 MHz_{MIN.}$ )
- Low power control (reduction of output buffer bias current) function on chip  
(operating power consumption;  $82 mW_{TYP.}$ ,  $V_{DD2} = 12.5 V$ )
- Bi-directional data store function on chip
- Corresponding to high-density mounting (slim TCP)


#### ORDERING INFORMATION

Part Number	Package
$\mu$ PD16602N- $\times \times \times$	TCP


## 1. BLOCK DIAGRAM




## SAMPLE & HOLD + OUTPUT BUFFER CIRCUIT 1



SAMPLE & HOLD + OUTPUT BUFFER CIRCUIT 2



2. PIN CONFIGURATION



### 3. PIN DESCRIPTION

Pin Symbol	Pin Name	Description
S <sub>1</sub> to S <sub>312</sub>	Driver outputs	Output pins for sampled analog image signals. When driven with V <sub>DD2</sub> = 12.5 V, a 11.5 V <sub>P-P</sub> analog voltage whose input/output characteristic is gain 1 is output.
CLK	Clock input	This pin reads the start pulse at the rising of CLK and starts sampling of analog display signals in 12 channels simultaneously. The active edges of CLK are all rising edges.
D <sub>R0</sub> to D <sub>R3</sub> D <sub>G0</sub> to D <sub>G3</sub> D <sub>B0</sub> to D <sub>B3</sub>	Analog display signal inputs	Analog image signal input pins. Please input analog display signals by inverting the polarity for each display line.
R/ $\bar{L}$	Shift direction switching input	The shift direction of the shift register is as follows. R/ $\bar{L}$ = H (right shift) ; SPR input, S <sub>1</sub> → S <sub>312</sub> , SPL output R/ $\bar{L}$ = L (left shift) ; SPL input, S <sub>312</sub> → S <sub>1</sub> , SPR output
SPR	Start pulse input/output	R/ $\bar{L}$ = H (right shift) ; start pulse input pin R/ $\bar{L}$ = L (left shift) ; start pulse output pin
SPL	Start pulse input/output	R/ $\bar{L}$ = H (right shift) ; start pulse output pin R/ $\bar{L}$ = L (left shift) ; start pulse input pin
PL/ $\bar{N}\bar{L}$ <sup>Note</sup>	Polarity inversion input	S/ $\bar{D}$ = L; When PL/ $\bar{N}\bar{L}$ = H, Both odd number pin and even number pin samples negative analog display signals and outputs positive analog signals from the driver output. When PL/ $\bar{N}\bar{L}$ = L, Both odd number pin and even number pin samples positive analog display signals and outputs negative analog signals from the driver output. S/ $\bar{D}$ = H; When PL/ $\bar{N}\bar{L}$ = H, Odd number pin samples negative analog display signals and outputs positive analog signals from the driver output. Even number pin samples positive analog display signals and outputs negative analog signals from the driver output. When PL/ $\bar{N}\bar{L}$ = L, Odd number pin samples positive analog display signals and outputs negative analog signals from the driver output. Even number pin samples negative analog display signals and outputs positive analog signals from the driver output.
S/ $\bar{D}$	Arrangement switching input	S/ $\bar{D}$ = H; Complying with one side arrangement dot inverting. S/ $\bar{D}$ = L; Complying with both sides arrangement dot inverting.
$\bar{H}\bar{S}$ <sup>Note</sup>	Horizontal synchronous input	This pin shuts off the output at the falling edge and then outputs analog display signals at the rising. When $\bar{H}\bar{S}$ = L, after the driver output pin goes to high impedance this pin switches PL/ $\bar{N}\bar{L}$ and resets the internal hold capacity and output buffer to the V <sub>COM</sub> level.
LPC	Low power control input	This pin shuts off the output buffer low current supply and increases the output impedance. The LPC = "H" mode allows the static current consumption to be reduced by approximately 20 %.
BIAS <sub>1</sub> BIAS <sub>2</sub>	Bias voltage inputs	These pins control the current consumption of the output buffer by applying a stabilized external power supply.
V <sub>DD1</sub>	Logic power supply	3.3 V ±0.3 V
V <sub>DD2(D)</sub>	Driver power supply	13.5 V <sub>MAX</sub> .
V <sub>DD2(A)</sub>	Driver power supply	13.5 V <sub>MAX</sub> .
V <sub>COM</sub>	Common power supply	This pin applies the intermediate voltage of a stable LCD drive voltage from a voltage follower, etc.
V <sub>SS1</sub>	Logic ground	Logic ground
V <sub>SS2(D)</sub>	Driver ground	High voltage block (level shifter)
V <sub>SS2(A)</sub>	Driver ground	High voltage block (output buffer)
V <sub>SS2(C)</sub>	Driver ground	High voltage block (sample & hold)
TEST	Test pin	"L" or left open


**Note** Sample & hold operation and reset operation of the output buffer capacitance and V<sub>COM</sub> level are performed by the PL/ $\bar{N}\bar{L}$  and  $\bar{H}\bar{S}$  logic.

## 4. NOTES ON USE

- (1) In order to prevent latch up breakdown, power should be applied in the order of:  
 $V_{DD1} \rightarrow$  logic input  $\rightarrow V_{DD2(D), (A)} \rightarrow V_{BIAS1,2}, V_{COM} \rightarrow$  analog display signal input, and turned off in the reverse order.  
 This order should also be observed in transition periods.
- (2)  $V_{SS1}$ ,  $V_{SS2(D), (A)}$  and  $V_{SS2(C)}$  are connected in the diffusion layer, but also be sure to connect them externally.  
 Do not share the sample & hold ground  $V_{SS2(C)}$  with other ground wiring on the mount board, but connect it to the edge to the signal board. There is a possibility of high-voltage or logic type noise being superimposed onto the sample & hold circuit, damaging the analog characteristics (output deviation, etc.).
- (3) Likewise, to prevent the sample & hold characteristics from deteriorating, insert a bypass capacitor of  $0.1 \mu F$  between  $V_{DD1}$  and  $V_{SS1}$ , and approximately  $0.1 \mu F$  between  $V_{DD2(D), (A)}$  and  $V_{SS2(D), (A)}$ . An unstable power supply may cause a driver through current, preventing the output range of the output buffer from being sufficiently secured. Therefore, determine the capacitance of the bypass capacitor after a thorough evaluation.
- (4) When  $LPC = "H"$ , stable current supply of the output buffer may be shut off, which will impede normal negative feedback, and when the LCD panel load is small, the output voltage may become abnormal. Normal operation is assured with approximately  $10 k\Omega + 50 pF$ , but when the time constant is smaller than this, please set  $LPC = "L"$ .
- (5) Data input/output relationship  
 As shown below, irrespective of right shift and left shift.

Output	S <sub>1</sub>	S <sub>2</sub>	S <sub>3</sub>	S <sub>4</sub>	S <sub>5</sub>	S <sub>6</sub>		S <sub>309</sub>	S <sub>310</sub>	S <sub>311</sub>	S <sub>312</sub>
Data	D <sub>R0</sub>	D <sub>B0</sub>	D <sub>G0</sub>	D <sub>R1</sub>	D <sub>B1</sub>	D <sub>G1</sub>		D <sub>G2</sub>	D <sub>R3</sub>	D <sub>B3</sub>	D <sub>G3</sub>

- (6) Bias control method  
 Externally applying a voltage to pins  $BIAS_1$  and  $BIAS_2$  can control the output buffer current consumption. In this case, the analog characteristics (output deviation, driving capability, response speed, etc.) will not change. Please refer to the configuration in the figure below for the actual circuit. Also refer to the same configuration for the  $V_{COM}$  voltage input circuit. Current per driver IC is as follows.



## 5. FUNCTIONAL DESCRIPTION

### (1) Input Specification of the analog display signal (n = 0 to 25, R/L = "H" or "L")

		Display signal input terminal/Output terminal								
S/D	PL/NL	D <sub>R0</sub> S <sub>12n + 1</sub>	D <sub>B0</sub> S <sub>12n + 2</sub>	D <sub>G0</sub> S <sub>12n + 3</sub>	D <sub>R1</sub> S <sub>12n + 4</sub>	---	D <sub>G2</sub> S <sub>12n + 9</sub>	D <sub>R3</sub> S <sub>12n + 10</sub>	D <sub>B3</sub> S <sub>12n + 11</sub>	D <sub>G3</sub> S <sub>12n + 12</sub>
H	H	(-)	(+)	(-)	(+)	---	(-)	(+)	(-)	(+)
	L	(+)	(-)	(+)	(-)	---	(+)	(-)	(+)	(-)
L	H	(-)	(-)	(-)	(-)	---	(-)	(-)	(-)	(-)
	L	(+)	(+)	(+)	(+)	---	(+)	(+)	(+)	(+)

(+) : Please input the positive analog input signal.

(-) : Please input the negative analog input signal.

### (2) Output Specification of the analog display signal

- Single Bank Arrangement for dot inversion (S/D = "H")

Polarity of the output voltage

Line No.	PL/NL	S <sub>1</sub> (D <sub>R0</sub> )	S <sub>2</sub> (D <sub>B0</sub> )	S <sub>3</sub> (D <sub>G0</sub> )	S <sub>4</sub> (D <sub>R1</sub> )	S <sub>5</sub> (D <sub>B1</sub> )	S <sub>6</sub> (D <sub>G1</sub> )	S <sub>7</sub> (D <sub>R2</sub> )	...
1	H	(+)	(-)	(+)	(-)	(+)	(-)	(+)	...
2	L	(-)	(+)	(-)	(+)	(-)	(+)	(-)	...
3	H	(+)	(-)	(+)	(-)	(+)	(-)	(+)	...
4	L	(-)	(+)	(-)	(+)	(-)	(+)	(-)	...
5	H	(+)	(-)	(+)	(-)	(+)	(-)	(+)	...

(+) : Positive analog output (Negative line sampling), (-) : Negative analog output (Positive line sampling)

- Dual Bank Arrangement for dot inversion (S/D = "L")

Polarity of the each output voltage

	Input signal polarity		Output Polarity of the upper driver IC's							
Line No.	PL/NL		S <sub>1</sub> (D <sub>R0</sub> )	<div></div>	S <sub>2</sub> (D <sub>B0</sub> )		S <sub>3</sub> (D <sub>G0</sub> )	<div></div>	S <sub>4</sub> (D <sub>R1</sub> )	<div></div>
	Upper side	Lower side								
1	H	L	(+)	(−)	(+)	(−)	(+)	(−)	(+)	(−)
2	L	H	(−)	(+)	(−)	(+)	(−)	(+)	(−)	(+)
3	H	L	(+)	(−)	(+)	(−)	(+)	(−)	(+)	(−)
4	L	H	(−)	(+)	(−)	(+)	(−)	(+)	(−)	(+)
⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮
767	H	L	(+)	(−)	(+)	(−)	(+)	(−)	(+)	(−)
768	L	H	(−)	(+)	(−)	(+)	(−)	(+)	(−)	(+)
			<div></div>	S <sub>312'</sub> (D <sub>G3'</sub> )	<div></div>	S <sub>311'</sub> (D <sub>B3'</sub> )	<div></div>	S <sub>310'</sub> (D <sub>R3'</sub> )	<div></div>	S <sub>309'</sub> (D <sub>G2'</sub> )
			Output polarity of the lower driver IC's							

S<sub>n</sub> : Output voltage of the upper side driver,


S<sub>n'</sub> : Output voltage of the lower side driver,

(+) : Positive output of the upper side driver

(-) : Negative output of the lower side driver

(3) Sampling and hold timing ( $R/\overline{L} = "L"$ )


$S/\overline{D} = "L"$  (Dual Bank Arrangement)



**Note**  $PL/\overline{NL} = H$ ; input negative analog display signal.

$PL/\overline{NL} = L$ ; input positive analog display signal.

$S/\overline{D} = "H"$  (Single Bank Arrangement)




**Note** Odd number pin  $PL/\overline{NL} = H$ ; input negative analog display signal.

$PL/\overline{NL} = L$ ; input positive analog display signal.

Even number pin  $PL/\overline{NL} = H$ ; input positive analog display signal.

$PL/\overline{NL} = L$ ; input negative analog display signal.

(4) Relationship with  $\overline{\text{HS}}$  and  $\text{PL}/\overline{\text{NL}}$




**Caution**  $\overline{\text{HS}}$  and  $\text{PL}/\overline{\text{NL}}$  edges have no relationship with clock timing.

Timing Item	Symbol	Description
Horizontal synchronization setup time	$t_{\overline{\text{HS}}\text{-SETUP}}$	Setup time of $\text{PL}/\overline{\text{NL}}$ signal with respect to $\overline{\text{HS}}$ . Secure 50 ns <sub>MIN.</sub> at least.
Horizontal synchronization hold time	$t_{\overline{\text{HS}}\text{-HOLD}}$	$\text{PL}/\overline{\text{NL}}$ hold time. Secure 250 ns <sub>MIN.</sub> at least. The hold capacitance at this time is at common potential $V_{\text{COM}}$ , but the output buffer does not reach $V_{\text{COM}}$ , and therefore sampling is not possible.
Sampling start time	$t_{\overline{\text{HS}}\text{-SP}}$	Time for the output buffer to reach $V_{\text{COM}}$ (reset level). Secure 1.0 μs <sub>MIN.</sub> at least. Sampling is possible at this time. Input the start pulse at this time.

These characteristics are specified by load constants of 50 kΩ + 100 pF.

(5) Internal sampling delay




Timing Duration	Symbol	Description
CLK-sampling pulse delay	$t_{d1}$	Delay time between CLK signal and rising edge of internal sampling pulse $\text{SP}_n$ . Input an analog image signal with a timing difference of $t_{d1}$ in order to secure a sufficient sampling period.
Sampling pulse-CLK delay	$t_{d2}$	Delay time between CLK signal and falling edge of internal sampling pulse.


$t_{d1}$  is 22 ± 5 ns and  $t_{d2}$  is 14 ± 5 ns (these are not guaranteed values).

(6) Cascade timing

$R/\bar{C} = H$  (right shift)



$R/\bar{C} = L$  (left shift)



## 6. ELECTRIC SPECIFICATION

ABSOLUTE MAXIMUM RATINGS ( $T_A = 25^\circ\text{C}$ ,  $V_{SS(D), (A), (C)} = 0\text{ V}$ )

Item	Symbol	Rating	Unit
Logic supply voltage	$V_{DD1}$	-0.5 to +6.5	V
Logic input voltage	$V_{IN}$	-0.5 to $V_{DD1} + 0.5$	V
Logic output voltage	$V_{O1}$	-0.5 to $V_{DD1} + 0.5$	V
Driver supply voltage	$V_{DD2 (D), (A)}$	-0.5 to +15	V
Display signal input voltage	$V_{IN (A)}$	-0.5 to $V_{DD2} + 0.5$	V
Driver output voltage	$V_{O2}$	-0.5 to $V_{DD2} + 0.5$	V
Driver output current	$I_{O2}$	$\pm 10$	mA
Operating temperature range	$T_A$	-10 to +75	$^\circ\text{C}$
Storage temperature range	$T_{stg}$	-40 to +125	$^\circ\text{C}$

RECOMMENDED OPERATING RANGE ( $T_A = -10$  to  $75^\circ\text{C}$ ,  $V_{SS} = 0\text{ V}$ )

Item	Symbol	MIN.	TYP.	MAX.	Unit
Logic supply voltage	$V_{DD1}$	3.0	3.3	3.6	V
High-level input voltage	$V_{IH}$	$0.7 V_{DD1}$			V
Low-level input voltage	$V_{IL}$			$0.3 V_{DD1}$	V
Driver supply voltage	$V_{DD2}$	11.0	12.5	13.5	V
Display signal input	$V_{IN (A)}$	$V_{SS} + 0.5$		$V_{DD2} - 0.5$	V
Driver output voltage	$V_O$	$V_{SS} + 0.5$		$V_{DD2} - 0.5$	V
Bias current	$I_{BIAS1, 2}$	100			$\mu\text{ A}$
Bias voltage	$V_{BIAS1}$	$V_{SS} + 4.5$	$V_{SS} + 5.0$	$V_{SS} + 5.5$	V
	$V_{BIAS2}$	$V_{DD2} - 7.5$	$V_{DD2} - 7.0$	$V_{DD2} - 6.5$	V

**ELECTRICAL SPECIFICATIONS** ( $T_A = -10$  to  $75^\circ\text{C}$ ,  $V_{DD1} = 3.3\text{ V} \pm 0.3\text{ V}$ ,  $V_{DD2} = 12.5 \begin{smallmatrix} +1.0 \\ -1.5 \end{smallmatrix}\text{ V}$ ,  $V_{SS} = 0\text{ V}$ )

Item	Symbol	Condition		MIN.	TYP.	MAX.	Unit
High-level output voltage	$V_{OH}$	Logic, $I_{OH1} = 0\text{ mA}$		$V_{DD1} - 0.1$			V
Low-level output voltage	$V_{OL}$	Logic, $I_{OL1} = 0\text{ mA}$				0.1	V
Input leakage current	$I_{iL}$	$V_i = V_{DD1}, V_{SS1}$				$\pm 10$	$\mu\text{A}$
Driver output current (black level)	$I_{OH11}$	$PL/\overline{NL} = H$ (source) $V_O = 3.0\text{ V}$	$V_R = V_G = V_B = 11\text{ V}$			-0.3	mA
Driver output current (white level)	$I_{OH12}$		$V_R = V_G = V_B = 7\text{ V}$			-0.3	mA
Driver output current (white level)	$I_{OH21}$	$PL/\overline{NL} = L$ (sink) $V_O = 9.0\text{ V}$	$V_R = V_G = V_B = 5\text{ V}$	0.3			mA
Driver output current (black level)	$I_{OH22}$		$V_R = V_G = V_B = 1\text{ V}$	0.3			mA
Output off leakage current	$I_{OFF}$	$V_{O2} = V_{DD2}, V_{SS}$				$\pm 1$	$\mu\text{A}$
Dynamic current consumption	$I_{DD12}$	$V_{DD1}, f_{CLK} = 20\text{ MHz}$			0.3	0.8	mA
	$I_{DD22}$	$V_{DD2}, f_{HS} = 66\text{ kHz}, LPC = L, \text{ No load}$			9.5	15	mA
		$V_{DD2}, f_{HS} = 66\text{ kHz}, LPC = H, \text{ No load}$			6.5	13	mA
Static current consumption	$I_{DD21}$	$V_{DD2}, \text{ No load}$ $f_{HS} = 66\text{ kHz}, LPC = L$			9.0	14	mA
		$V_{DD2}, \text{ No load}$ $f_{HS} = 66\text{ kHz}, LPC = H$			6.0	12	mA
Output deviation <sup>Note</sup>	$\Delta V_O$	$V_R = V_G = V_B = 7$ to $11\text{ V}, PL/\overline{NL} = H$			$\pm 5.0$	$\pm 20$	mV
		$V_R = V_G = V_B = 1$ to $5\text{ V}, PL/\overline{NL} = L$			$\pm 5.0$	$\pm 20$	mV

**Note** The “deviation” indicates the minimum and maximum values in the driver output voltage distribution in the chip.

**SWITCHING CHARACTERISTICS** ( $T_A = -10$  to  $+75^\circ\text{C}$ ,  $V_{DD1} = 3.3 \text{ V} \pm 0.3 \text{ V}$ ,  $V_{DD2} = 12.5^{+1.0}_{-1.5} \text{ V}$ ,  $V_{SS} = 0 \text{ V}$ )

Item	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Start pulse output delay time	$t_{PLH1}$	$C_L = 20 \text{ pF}$	12	20	40	ns
Driver output delay time	$t_{PHL2}$	$C_L = 50 \text{ pF}$ , $R = 50 \text{ k}\Omega$		6.75	11	$\mu\text{s}$
	$t_{PHL3}$			13.5	17	$\mu\text{s}$
	$t_{PLH2}$			6.75	11	$\mu\text{s}$
	$t_{PLH3}$			13.5	17	$\mu\text{s}$
Input capacitance	$C_{i1}$	Logic except for SPR (SPL), $T_A = 25^\circ\text{C}$		7	10	pF
	$C_{i2}$	SPR (SPL), $T_A = 25^\circ\text{C}$		10	15	pF
	$C_{i3}$	Display signal input pin		20		pF
Maximum clock frequency	$f_{\text{max.}}$		20			MHz


**TIMING REQUIREMENT** ( $T_A = -10$  to  $+75^\circ\text{C}$ ,  $V_{DD1} = 3.3 \text{ V} \pm 0.3 \text{ V}$ ,  $V_{SS} = 0 \text{ V}$ ,  $t_r = t_f = 5 \text{ ns}$ )

Item	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Clock pulse width	$PW_{\text{CLK}}$	Duty = 50 %	25			ns
Horizontal synchronous signal pulse width	$PW_{\text{HS}}$		300			ns
Start pulse setup time	$t_{\text{SETUP}}$		10			ns
CLK-sampling pulse delay time	$t_{d1}$			15		ns
Sampling pulse-CLK delay time	$t_{d2}$			15		ns
Horizontal synchronous signal setup time	$t_{\text{HS-SETUP}}$		50			ns
Horizontal synchronous signal hold time	$t_{\text{HS-HOLD}}$		250			ns
$\overline{\text{HS}}$ -start pulse time	$t_{\text{HS-SP}}$		1.0			$\mu\text{s}$
Start pulse- $\overline{\text{HS}}$ time	$t_{\text{SP-}\overline{\text{HS}}}$		10			ns

**SWITCHING CHARACTERISTICS (R/ $\overline{L}$  = H)**

Items in ( ) apply when R/ $\overline{L}$  = L.

Unless otherwise specified, the input levels are all set to 0.5  $V_{DD1}$



$V_X$  refers to the final output voltage,  $t_{PLH2}$  and  $t_{PHL2}$  refer to the time required to an output precision level of 10 % (0.1  $V_X$ ); and  $t_{PLH3}$  and  $t_{PHL3}$  refer to the time required to reach an output precision level of 6 bits.

## RECOMMENDED MOUNTING CONDITIONS

When mounting this product, please make sure that the following recommended conditions are satisfied.

For packaging methods and conditions other than those recommended below, please contact NEC sales personnel.

Mounting Condition	Mounting Method	Condition
Thermocompression	Soldering	Heating tool 300 to 350°C, heating for 2 to 3 seconds; pressure 100 g (per solder)
	ACF (Adhesive Conductive Film)	Temporary bonding 70 to 100°C; pressure 3 to 8 kg/cm <sup>2</sup> ; time 3 to 5 secs. Real bonding 165 to 180°C; pressure 25 to 45 kg/cm <sup>2</sup> ; time 30 to 40 secs. (When using the anisotropic conductive film SUMIZAC1003 of Sumitomo Bakelite, Ltd.)

**Caution** To find out the detailed conditions for packaging the ACF part, please contact the ACF manufacturing company. Be sure to avoid using two or more packaging methods at a time.

### Reference

NEC Semiconductor Device Reliability/Quality Control System (IEI-1212)  
Quality Grades on NEC Semiconductor Devices (C11531E)

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.

NEC devices are classified into the following three quality grades:

"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots

Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)

Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.

Anti-radioactive design is not implemented in this product.