


- 48 Pin Dip Package
- Digitally Programmable in 64 Delay Steps (4 Bits)



Specifications:

- Operating Temperature : -30°C to 85°C
- Temperature Coefficient : 500 ppm/ $^{\circ}\text{C}$
- Supply Voltage : -5.2V
- Logic 1 (output) : $-.96\text{V min}$
- Logic 1 Current : $.26\text{mA}$
- Logic 0 Current : $.5\mu\text{A}$
- Logic 0 (output) : -1.65 max
- Logic 1 (input) : -0.98V min
- Logic 0 (input) : -1.63V max
- Rise Time : 5ns max.
(20% to 80%)
- Delay Tolerance : $\pm 5\%$ or 2ns
whichever is greater
- Power Dissipation : 200mW Typ.
(No Load)

Test Conditions:



- Temp. = 25°C $V_{ee} = 5.2\text{VDC}$ $V_{cc} = \text{Grd}$
- Input Pulse amplitude: 1.0V ($-.75\text{V H}$ to -1.75L)
- Pulse width : $3 \cdot \text{max Td}$
- Pulse spacing : $10 \cdot \text{max Td}$
- Time delay measured at the -1.3V level
- Output connected through on external pulldown resistor of 100Ω to -2VDC
- **Input pulse provided by a standard open emitter ECL 10K gate.

MODEL NO.	ZERO STEP DELAY (ns)	MAX. DELAY (ns) (nom)	DELAY PER STEP (ns)
62E-071	8 ± 2	71	1 ± 0.5
62E-134	8 ± 2	134	2 ± 0.5
62E-197	8 ± 2	197	3 ± 0.6
62E-260	8 ± 2	260	4 ± 0.8
62E-323	8 ± 2	323	5 ± 1.0

Truth Table

ADDRESS						DELAY OUT
P ₄	P ₃	P ₂	P ₁	P ₀	P ₅	
0	0	0	0	0	0	T ₀
0	0	0	0	1	0	T ₁
0	0	0	1	0	0	T ₂
0	0	0	1	1	0	T ₃
0	0	1	0	0	0	T ₄
0	0	1	0	1	0	T ₅
0	0	1	1	0	0	T ₆
0	0	1	1	1	0	T ₇
0	1	0	0	0	0	T ₈
0	1	0	0	1	0	T ₉
0	1	0	1	0	0	T ₁₀
0	1	0	1	1	0	T ₁₁
0	1	1	0	0	0	T ₁₂
0	1	1	0	1	0	T ₁₃
0	1	1	1	0	0	T ₁₄
0	1	1	1	1	0	T ₁₅
1	0	0	0	0	1	T ₁₆
1	0	0	0	1	1	T ₁₇
1	0	0	1	0	1	T ₁₈
1	0	0	1	1	1	T ₁₉
1	0	1	0	0	1	T ₂₀
1	0	1	0	1	1	T ₂₁
1	0	1	1	0	1	T ₂₂
1	0	1	1	1	1	T ₂₃
1	1	0	0	0	1	T ₂₄
1	1	0	0	1	1	T ₂₅
1	1	0	1	0	1	T ₂₆
1	1	0	1	1	1	T ₂₇
1	1	1	0	0	1	T ₂₈
1	1	1	0	1	1	T ₂₉
1	1	1	1	0	1	T ₃₀
1	1	1	1	1	1	T ₃₁

0=Logic 0 1=Logic 1
T₀=Reference or inherent delay of unit.
T₁→T₃₁=Multiplier of incremental delay.



Unit: Inch